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Abstract 
In the era of deep submicron technology (DSM), many System-on-Chip (SoC) applications require the 
components to be operating at high clock speeds. With the shrinking feature size and ever increasing 
clock frequencies, the DSM technology has led to a well-known problem of Signal Integrity (SI) more 
especially in the connecting layout design. The increasing aspect ratios of metal wires and also the ratio 
of coupling capacitance over substrate capacitance result in electrical coupling of interconnects which 
leads to crosstalk problems. In this thesis, first the work carried out to model the crosstalk behaviour 
between aggressor and victim by considering the distributed RLGC parameters of interconnect and the 
coupling capacitance and mutual conductance between the two nets is presented. The proposed model 
also considers the RC linear models of the CMOS drivers and receivers. The behaviour of crosstalk in 
case of under etching problem has been studied and modelled by distributing and approximating the 
defect behaviour throughout the nets. Next, the proposed model has also been extended to model the 
behaviour of crosstalk in case of one victim is influenced by several aggressors by considering all 
aggressors have similar effect (worst-case) on victim. In all the above cases simulation experiments were 
also carried out and compared with well-known circuit simulation tool PSPICE. It has been proved that 
the generated crosstalk model is faster and the results generated are within 10% of error margin 
compared to latter simulation tool. Because of the accuracy and speed of the proposed model, the 
model is very useful for both SoC designers and test engineers to analyse the crosstalk behaviour. 
Each manufactured device needs to be tested thoroughly to ensure the functionality before its delivery. 
The test pattern generation for crosstalk faults is also necessary to test the corresponding crosstalk 
faults. In this thesis, the well-known PODEM algorithm for stuck-at faults is extended to generate the 
test patterns for crosstalk faults between single aggressor and single victim. To apply modified PODEM 
for crosstalk faults, the transition behaviour has been divided into two logic parts as before transition 
and after transition. After finding individually required test patterns for before transition and after 
transition, the generated logic vectors are appended to create transition test patterns for crosstalk 
faults. The developed algorithm is also applied for a few ISCAS 85 benchmark circuits and the fault 
coverage is found excellent in most circuits. With the incorporation of proposed algorithm into the ATPG 
tools, the efficiency of testing will be improved by generating the test patterns for crosstalk faults 
besides for the conventional stuck-at faults. In generating test patterns for crosstalk faults on single 
victim due to multiple aggressors, the modified PODEM algorithm is found to be more time consuming. 
The search capability of Genetic Algorithms in finding the required combination of several input factors 
for any optimized problem fascinated to apply GA for generating test patterns as generating the test 
pattern is also similar to finding the required vector out of several input transitions. Initially the GA is 
applied for generating test patterns for stuck-at faults and compared the results with PODEM algorithm. 
As the fault coverage is almost similar to the deterministic algorithm PODEM, the GA developed for 
stuck-at faults is extended to find test patterns for crosstalk faults between single aggressor and single 
victim. The elitist GA is also applied for a few ISCAS 85 benchmark circuits. Later the algorithm is 
extended to generate test patterns for worst-case crosstalk faults. It has been proved that elitist GA 
developed in this thesis is also very useful in generating test patterns for crosstalk faults especially for 
multiple aggressor and single victim crosstalk faults. 
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Kurzfassung 
Im Zeitalter der Nanometer (Deep SubMicron – DSM) Technologie verwenden viele Systems-On-Chips (SOCs) 
sehr hohe Taktfrequenzen. Bei sinkenden Strukturgrößen und steigenden Taktfrequenzen nimmt das Layout 
und Routing der Verbindungsleitungen zunehmend Einfluss auf die Integrität der schaltungsinternen Signale. 
Das steigende Höhe-zu-Breite Verhältnis metallischer Leiterbahnen einerseits sowie der zunehmende Einfluss 
von Kopplungskapazitäten zwischen den Leitungen andererseits führen zu Problemen durch Übersprechen 
auf den Leitungen. Die vorliegende Arbeit versucht zunächst ein Modell zu entwickeln, mit dessen Hilfe das 
Übersprechverhalten zwischen zwei Signalnetzen bestimmt werden kann. Es verwendet dabei die verteilten 
RLGC-Parameter der Leitungen, die Kopplungskapazität sowie Leitfähigkeit zwischen den betrachteten 
Netzen. Leitungstreiber und Empfänger werden dabei über lineare-RC Modelle abgebildet. Das in Folge von 
Unterätzung hervorgerufene Übersprechverhalten zwischen Signalnetzen wird untersucht, indem die 
Fehlerorte als gleichmäßige Veränderung über die betroffenen Netze angenommen werden. Weiterhin wird 
eine Modellierung des worst-case Übersprechverhaltens in Folge des Einstreuens multipler Signale unter der 
Annahme durchgeführt, dass alle Störquellen den gleichen Einfluss auf das betroffene  (Opfer-)Signal haben. 
Für alle der oben genannten Fälle wurden Simulationen durchgeführt und mit den Ergebnissen anderer 
Schaltungssimulatoren wie PSPICE verglichen. Es konnte gezeigt werden, dass im Vergleich zu anderen 
Simulationswerkzeugen die Verwendung des entwickelten Modells Ergebnisse schneller generiert werden 
und weniger als 10% von dieser Referenz abweichen. Aufgrund seiner Genauigkeit und 
Rechengeschwindigkeit ist die Verwendung des vorgeschlagenen Modells für die Analyse des 
Übersprechverhaltens sowohl für SoC Designer als auch für Testingenieure sehr interessant. 
Um die korrekte Funktion zu garantieren muss jedes einzelne, hergestellte Device vor seiner Auslieferung 
sorgfältigen Tests unterworfen werden. Für die Detektion von übersprechbedingtem Fehlverhalten 
(Crosstalk-Fehlern) ist es notwendig,  geeignete Testmuster zu erzeugen. Im Rahmen der vorliegenden Arbeit 
wurde der PODEM Algorithmus erweitert, um Testmuster für Crosstalk-Fehler unter Annahme einer 
einzelnen Störquelle zu erzeugen. Um den modifizierten PODEM Algorithmus auf Crosstalk-Fehler anwenden 
zu können wird die Signalflanke in die  beiden logischen Zustände vor und nach dem Signalwechsel aufgeteilt. 
Nachdem die beiden Testmuster für die Zustände vor und nach der Signalflanke bestimmt wurden, werden 
die erzeugten Vektoren aneinander gehängt, um die für die Detektion von Crosstalk-Fehler benötigte 
Signalflanke zu erzeugen. Auf einige ISCAS85 Schaltungen wurde der Algorithmus angewendet und erzielte 
zumeist eine exzellente Fehlerabdeckung. Durch die Erweiterung von ATPG Tools um den vorgeschlagenen 
Algorithmus wird die Fehlerabdeckung des Testes erhöht, da der Testmustersatz neben konventionellen 
Haftfehlern auch Crosstalk-Fehler adressiert. Bei der Berechnung von Testmustern für Crosstalk-Fehler 
aufgrund multipler Störquellen benötigt der modifizierte PODEM Algorithmus mehr Zeit. Die Suchfähigkeiten 
genetischer Algorithmen, für Optimierungsprobleme die notwendige Kombination verschiedener 
Eingangsfaktoren zu bestimmen, legt deren Anwendung für die Testmustererzeugung nahe, da die 
Testmustererzeugung als Problem aufgefasst werden kann, aus möglichen Eingangstransitionen den 
passenden Vektor herauszusuchen. Zunächst werden genetische Algorithmen zur Testmusterbestimmung für 
Haftfehler verwendet und die Ergebnisse mit den Mustern des PODEM Algorithmus verglichen. Da die 
Fehlerabdeckung praktisch identisch zu der des deterministischen PODEM-Algorithmus ist werden die 
Genetischen Algorithmen in der Folge erweitert, um Testmuster für Crosstalk-Fehler unter Annahme einer 
einzelnen Störquelle zu bestimmen. Der erweiterte genetische Algorithmus wird ebenfalls auf einige ISCAS85 
Schaltungen angewendet. Nachfolgend wird der Algorithmus um die Erzeugung von Testmustern für worst-
case Crosstalk-Fehler erweitert. Es zeigt sich, dass der entwickelte GA sich als sehr nützlich für die 
Testmustererzeugung von Crosstalk-Fehlern erweist, insbesondere für worst-case Crosstalk-Fehler. 
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1 Introduction 
System-on-Chip (SoC) is a technology of packaging all necessary components for a system on a 
single Integrated Circuit (IC). For example, the microchip for a sound detecting devices include 
all the necessary components like, audio receiver, analogue-to-digital converter (ADC), 
microprocessor, input/output controls for user and necessary memory. Nowadays, SoC 
technology is used in most consumer electronic devices ranging from simple to complex 
applications. In the future, SoC video devices might be embedded in the brains of blind people, 
allowing them to see and audio devices might facilitate deaf people to hear [Boys 2011, Mavr 
2013]. Someday handheld computers with small whip antennas might be capable of browsing 
the Internet at megabit-per-second speeds from any point on the surface of the earth [Han 
2009, Yi 2011, Chiu 2012]. 
l
w s
t CC
CS
Pitch = w + s
Aspect Ratio = t/w
 
Figure 1.1 Change of interconnects’ properties over technology 
Today, in the era of deep submicron technology (DSM), many SoC applications require the 
components to be operating at high clock speeds. The clock frequencies have been now driven 
in the range of GHz and as per International Technology Roadmap for Semiconductors (ITRS) it 
is expected to reach 10 GHz by 2017 [ITRS 2010]. The increase in the clock frequency and 
increase in aspect ratio in the DSM technology has led to a well known problem of Signal 
Integrity (SI) which has become a critical issue and posing challenges in system design, more 
specifically in the connecting layout design. In older technologies SI issues have been ignored 
because of high noise immunity of the Complementary Metal Oxide Semiconductor (CMOS) 
circuits and the process technology. However, as CMOS technologies lower down the supply 
voltage as well as the threshold voltage of a transistor, digital designs are more and more 
susceptible to noise because of the reduction of noise margin. Moreover as the feature size 
decreases in DSM technology, the aspect ratio of metal wires is increasing over time and the 
estimation as per ITRS is shown in Figure 1.1 [Chen 2004]. As technologies advance, the pitch 
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decreases and the aspect ratio increases. Also note that coupling capacitance over substrate 
capacitance ratio increases. This coupling capacitance links neighbouring nets’ switching to a 
signal net electrically; hence, the crosstalk effects occur naturally. In 2003 ITRS also lists signal 
interference as one of the key design challenges starting at the 90nm technology node [ITRS 
2003].  
These high clock speeds and high data rates are moving towards the upper limits of parallel 
interconnect lines. So the Very Large Scale Integration (VLSI) circuit performance has been 
increasingly determined by interconnects rather than transistors. The signalling network in SoC 
must satisfy certain quality requirements like reliability, timing, and sufficient power. Timing 
analysis is an important method to verify if a chip can meet performance requirements. The 
current design trend employs Static Timing Analysis (STA) in a standard flow during the chip 
design process to verify whether the results can be delivered on time at the outputs. Although 
crosstalk effects have less impact on today’s technology, timing analysis will need to take 
interconnect crosstalk effects into account with advanced DSM technologies. Ignoring the SI 
problems can cause the timing or logic problems leading to a compromised performance or 
even component failure. However, there is currently no standard test method that is capable of 
detecting the various faults related to SI problems or design methods to prevent SI problems. 
These factors promote the needs for predicting SI losses, designing new methods to prevent 
the problems and generating test patterns for such faults. With the above objectives in mind, in 
the thesis modelling and test generation of crosstalk faults have been presented.  
1.1 Fault modelling 
Different types of physical failures occur during the manufacturing of integrated circuits 
because of the random variations in manufacturing processes [Quir 2000]. In engineering, 
models bridge the gap between physical reality and mathematical abstraction. They allow the 
development and application of analytical tools. Modelling of such faults is thus essential in 
design and test. Faults are the tractable representation of the physical failures occurred in the 
process of manufacturing. As a model, the fault does not need to be an exact representation of 
the physical failure, rather to be very useful in detecting the failures. Fault models limit the 
scope of test generation allowing the test engineers to create tests only for modelled faults. 
Moreover they are very useful in finding the effectiveness of the test patterns with fault 
simulators by measuring fault coverage. They also make analysis easier by associating specific 
defects with specific test patterns. Different fault models have come up over time for stuck-at-
faults, bridging faults, delay faults, etc. 
1.2 Test generation 
Due to the fact that various defects may occur during manufacturing processes, each device 
needs to be thoroughly tested to ensure the functionality before its delivery to the customer. 
Testing has become one of the core competencies in semiconductor industry. A test engineer 
requires a broad knowledge of circuit and system design, circuit simulation, design verification 
and physical design. Moreover the access of all internal nodes with limited external pins has 
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become the biggest challenge. Test generation is the process of generating input patterns to 
test the circuit for various faults. Usually the test patterns generation is performed by an 
automatic test pattern generator. Various deterministic algorithms have come up over time for 
generating test patterns such as Boolean difference, D-Algorithm, PODEM, etc. In the past few 
years Genetic Algorithms have also been used in generating test patterns for digital circuits. 
1.3 Aim 
Most common fault models assume single stuck-at lines to represent all actual physical failures.  
Even though it is clear that the stuck-at fault model does not accurately represent all faults, it 
continued to be used because of the fact that it has been satisfactory in the past. However, 
stuck-at fault is no longer sufficient for representing the faults in newer technologies. With the 
advances in MOS and interconnect technology it has become evident that other fault models 
are needed to represent more accurately the failure modes in DSM technology. Crosstalk is the 
major SI problem in DSM chips [Shep 1996, Devg 1997, Kuhl 1999, Chen 1999] due to narrow 
gaps between interconnects and more importantly, now interconnects are taller than their 
widths (i.e. more aspect ratio). The accurate, fast and realistic model of crosstalk due to 
multiple interconnects is significant and necessary for both the SoC designers and test 
engineers. The basic reason behind such modelling is that crosstalk models can provide 
sufficient insights into SI problems and design limitations. With the above motivations different 
researchers have come-up with different crosstalk models, however most of the models are 
either unrealistic or too simple and they suffer from several short-falls including the less 
accuracy. For instance, in [Chen 1999, Vitt 1997] the authors have considered lumped RC 
parameters based on simple capacitive crosstalk model with one aggressor and one victim only. 
The lumped model and moreover, consideration of only parasitic resistance and coupling 
capacitance in high frequencies lead to less accuracy. Kawaguchi et al proposed a model based 
on diffusion equations which is however included step input analysis only [Kawa 1998]. For 
certain conditions, this model becomes similar to the model by Vittal [Vitt 1997]. Similarly, in 
[Itaz 1997] the authors have considered a model assuming that crosstalk is induced only by one 
aggressor, otherwise consideration of multiple aggressors make their test pattern generation 
algorithm very complex. Later some extended models made by [Naka 1998, Kahn 1999, Cong 
2001, and Berc 2002] either require some pre-processing on the aggressor line or ignore the 
victim loading effect on aggressor coupling node [Sayi 2009, Cong 2001]. An attempt has been 
made in this thesis to develop a realistic model for crosstalk faults in digital circuits and has 
been published in various renowned conferences [Duga 2006, Pali 2005-07]. 
In the near past, intensive attention has been paid in the analysis of crosstalk effects and design 
improvements for reducing such effects. However, less attention has been paid in testing for 
crosstalk faults. The most ATPG tools continued to consider only stuck-at faults because they 
were satisfactory in the previous and will cover other type of faults. With the present circuits 
and technology, conventional tests for stuck-at or delay faults are no longer sufficient to expose 
potential crosstalk effects. The significance of crosstalk test generation is well understood by 
design and test engineers as the crosstalk between adjacent interconnect lines can lead to 
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significant intermittent or permanent logic failures and timing violations of the device. The 
objective of automatic test pattern generation (ATPG) for crosstalk faults is to obtain a set of 
test vectors (input stimuli) that should be applied to the primary input(s) (PI) of fabricated IC to 
detect the functionality problems of the device due to fast transitions in the adjacent 
interconnects. With the above objective several researchers have come-up with different test 
generation procedures for crosstalk faults [Rubi 1991, Kris 2001, Gane 2007, Lee 1998, Paul 
2002, and Chen 1999]. However, these works focused on test pattern generation for either 
crosstalk glitches [Rubi 1991, Gane 2007, and Lee 1998] or crosstalk induced delays [Kris 2001, 
Paul 2002, and Chen 1999]. In contrast, in this thesis an attempt has been made to generate 
test patterns for crosstalk faults like glitch and delay and the algorithms have been published in 
various publications [Duga 2007-15, Pali 2008]. 
1.4 Outline of thesis 
The rest of the thesis is organized as follows. Chapter 2 describes most of the conceptual 
background in detail. Initially some defects that occur during different manufacturing processes 
of chips are explained. Thereafter, a little about the faults and fault modelling have been 
described. The well-known test generation algorithm PODEM is illustrated with a simple 
example. Finally, the basic concept of Genetic Algorithm is explained which will be used later 
for test generation in Chapter 5.   
The remaining chapters are devoted to the scientific development of modelling and generating 
test patterns for crosstalk faults. Initially chapter 3 begins with the studies of crosstalk 
behaviour between single aggressor and single victim. Thereafter the effect in case of defective 
pair of interconnects is described. The research is further extended to study the behaviour of 
worst-case crosstalk on single victim due to multiple aggressors. Each section in this chapter is 
followed by some experimental simulation results. 
Chapter 4 initially describes the problem statement in test pattern generation for crosstalk 
faults. Then the proposed algorithm is portrayed with a simple example. The design of a 
crosstalk fault generator to induce the fault for experimental purpose is explained. Thereafter 
the results for different ISCAS 85 benchmark circuits with the test patterns generated by the 
proposed algorithm are depicted.  
The idea behind the usage of Genetic Algorithm (GA) for crosstalk test pattern generation is 
elucidated first in Chapter 5. Initially the GA is used for generating test patterns for stuck-at 
faults and verified the results with benchmark circuits. Later the new elitist GA developed to 
generate test patterns for crosstalk faults is described and verified for a few benchmark circuits.  
Finally chapter 6 briefly describes the work done and throws a little light on further 
improvements. Chapter 7 lists all the documents referred for the research and the publications 
from the author of this thesis. Chapter 8 includes some additional information to the reader. 
  
2 Conceptual Background 
System-on-Chip includes various steps beginning from concept to provision to end user. At first, 
one has to set the specifications of various ICs including input-output characteristics, operating 
characteristics, physical characteristics, environmental characteristics etc. The operating power 
and frequency and the produced noise etc. come under operating characteristics. The physical 
characteristics include packaging for instance. The issues related to temperature, humidity and 
reliability are considered in environmental characteristics. Apart from these one has to also 
consider other characteristics such as volume, cost, etc.  
Once the specifications are set, the next stage is design to generate necessary data for the 
subsequent steps of fabrication and testing. There are several stages in design. The first stage, 
known as architectural design, delivers a system-level structure of realizable blocks to 
implement the functional specification. The second stage, called logic design further segregates 
blocks into logic gates. And finally, the gates are implemented as physical devices (e.g., 
transistors) and a chip layout is produced during physical design. The physical layout is 
converted into photo masks that are directly used in the fabrication of silicon VLSI chips. 
Manufacturing of chips consists of processing silicon wafers through a sequence of steps 
involving photoresist, exposure through masks, etching, ion implantation, etc. It is naive to 
think that every fabricated chip will be good. Impurities and defects in materials, equipment 
malfunctions, and human errors are some causes of defects. The likelihood and consequences 
of defects are the main reasons for testing! 
2.1 Defects 
The term defect describes a physical irregularity induced by an unintentional change in the 
electrical properties while fabricating a chip. That means a defect in a chip describes the 
unintended difference between the implemented hardware and its intended design. During the 
production process, the involuntary induce of particles create these defects. In general defects 
are not directly detected as on one hand they are tiny in geometry and on the other hand they 
may be buried underneath the subsequent layers after several process steps. To demonstrate 
these defects in micro-electronic circuits, their influence on the electrical characteristics of the 
circuit must be exploited. Fault model describes the representation of a defect about its 
electrical impact on fault. Fault is a model that represents the change in circuit functionality by 
the defect at abstraction level. Typical defects in VLSI chips are due to processing failures, 
material imperfections, packaging and aging. Here we discuss some physical defects which are 
due to different failure mechanisms. These mechanisms are largely dependent on the 
technology and layout of the circuit. A list of principle failure mechanisms is given below [Mour 
2000]. 
• Surface and bulk effect 
o Passivation pits and cracks 
o Gate oxide breakdown 
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 Pinholes or thin spots in oxide 
 Electrical overstress 
o Surface potential instability 
• Metallization and metal semiconductor 
o Open metal at oxide steps 
o Wire bonding failure 
o Inter-metallic compound formation 
• Electromigration 
• Package related failures 
o Mass transport of metal atoms 
o Momentum exchange with electrons 
To fabricate an IC various steps are used which in general are several repetitions of deposition, 
conduction, and insulation of material, oxidation, photolithography, and etching [Sze 1983]. The 
other reasons for physical defects are the instabilities in the process conditions. These include 
random fluctuation in the actual environment (turbulent flow of gases used for diffusion and 
oxidation, etc.), inaccuracies in the control or furnace, and variation in the physical and 
chemical parameters of the material (like fluctuation in the density and viscosity of the 
photoresist, water and gas contaminants). Physical defects may also occur because of human 
errors such as mishandling wafers or processing equipment. Here we discuss three more 
frequently occurring types of defects in brief in the following sub sections. 
2.1.1 Extra and missing material 
The dust particles on the wafer surface or mask or in the chemical used for etching may cause 
extra and missing material. During the photolithography steps, these particles lead to 
unexposed photoresist areas or resist pinholes, thus causing unwanted material or unwanted 
etching of the material on a layer [Stra 1980]. So these defects are sometimes referred to as 
photo or lithography defects [Stra 1976]. These defects cause extra and missing polysilicon, 
active and metal. An extra metal may cause shorts and an extra poly over an active area will 
form an additional unwanted transistor. 
2.1.2 Oxide breakdown 
In diffusion process a layer of material such as oxide is grown or deposited onto the wafer.  The 
primary cause of poor yield in gate oxide is the formation of pinhole defects due to insufficient 
oxygen at the interface of silicon (Si) and silicon dioxide (SiO2), chemical contamination, nitride 
cracking during field oxidation, and crystal defects [Schu 1994]. The oxide breakdown may also 
be due to the operational conditions. For example, as the oxide thickness decreases without 
reducing the power supply voltage, the electric field across the oxide is increased and causes 
local breakdown. A large discharge through the oxide may cause the same damage. The charge 
can be transferred from other objects or from people, resulting what is commonly known as 
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Electrostatic Discharge (ESD). The damage may be permanent if the energy is enough to cause 
material to flow, for example, between the gate and the channel of a transistor [Bako 1990]. 
Also, hot electrons cause the trapping of a charge in the gate oxide and eventually break it 
down [Schu 1994]. 
2.1.3 Electromigration 
Electromigration occurs in aluminum wiring on chips, because the electrons flowing in the wires 
collide with aluminum grains of materials. The grains are dislocated in the direction of the 
electron current, which eventually burns the wire out in the same way that an old-fashioned 
fuse would. Electromigration is one of the major failure mechanisms in IC interconnects [Blac 
1969], [Ho 1982] [Merc 1982]. Because of a low melting point, aluminum has large self-
diffusion properties, which increase its electromigration liability. As atoms are displaced, three 
major phenomena may happen. The metal line breaks and causes an open in the interconnect. 
The displaced atoms may accumulate and spread in very thin lines (whiskers) to another metal 
line in the vicinity. The displaced atoms may migrate through the silicon dioxide insulation to 
another metal line on an adjacent layer (hillock) [Bako 1990]. Electromigration is related to 
stresses applied to the IC, such as increased current densities or temperature. The mean time 
to failure (MTTF) is proportional to the width and thickness of the metal lines [Wood 1984] and 
inversely proportional to the current density. This cause of IC failure is becoming more 
prevalent now that the trend is toward very deep submicron technology (VDSM): – 2λ ≤ 0.5μm. 
Complete characterization of physical defects is difficult. However, simulation studies using 
statistical approach based on data from experimental studies have proved to be very effective 
in developing a systematic classification of physical defects in MOS [Walk 1987]. 
Most manufacturing failure mechanisms are manifested on the circuit level as failure modes. 
The most common failure modes are open and short interconnections. Opens may be formed 
when missing material spans a line or via on an interacting layer, splitting a net into 
unconnected branches. Opens may also be caused by extra material if, for example, this 
material completely covers a via so that the lower layer is no longer connected to the upper 
layer. Some extra material defects may result in connecting a metal line to another on the same 
layer, or to one on a layer below it through incomplete vias, or to a layer above it by blocking a 
via. Gate oxide breakdown causes resistive shorts between the gate and the source, drain, or 
channel. A resistive short is the type of failure that connects the gate to another terminal 
through a finite (but not necessarily zero) resistance [Hawk 1986]. 
2.2 Faults 
Fault is a model that represents the effect that is produced in the system signal or circuit 
function at logic or behaviour level of abstraction due to a defect occurred in fabrication. 
Consider a digital system consisting of two inputs a and b, one output c, and one two-input 
NAND gate as shown in Figure 2.1. The system is assembled by connecting wire b between the 
terminal b and the second input of the NAND gate. The output of the gate is connected to c. But 
the connection between a and the first input of gate is incorrectly made – a is left unconnected 
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and the first input of the gate is grounded. The functional output of this system, as 
implemented, is c = 1 instead of the correct output c ab= . 
a
b
c
 
Figure 2.1 Fault in a digital system 
For this system, we have: 
• Defect: one wire short to ground. 
• Fault: signal on first input stuck at logic 0. 
• Error: a=1 & b=1 => c=1; but expected output is c=0. Note that the error here is not 
permanent. As long as at least one input is 0, there is no error in the output. 
 
Figure 2.2 Mapping of several defects to one fault model 
Several defects are usually mapped to one fault model. Some defects may also be represented 
by more than one fault model. Fault models are usually based on the assumptions over the 
impact of possible defects on the circuit function. The common fault models are shown in Table 
2.1. The advantage of fault model is being a more tractable representation than physical defect. 
As a model, the fault does not have to be an exact representation of the defect, but quite useful 
in detecting the defect. From the respective underlying assumptions of the fault models it can 
be followed which defects the fault model covers and which does not. In contrast to the defects 
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causing them, the errors modelled can be detected using appropriate electrical signals. So when 
a fault is detected in a circuit it must be a consequence of a defect. However, the transition 
back from an error onto the defect caused is not distinct because various defects manifested 
under one fault can have the same electrical effect (Figure 2.2). 
Table 2.1 Common fault models in digital systems 
Fault Model Description 
Stuck-at Fault model 
Models the faults at one net in the faulty circuit when it is always 
fixed at either logic-1 or logic-0 independent of the inputs.  These 
faults are considered at the gate inputs and output in the circuit. 
Multiple nets can also be stuck-at fixed values but not necessarily 
the same. In general only single stuck-at faults are considered for 
test generation purpose. 
Bridging fault model 
Models the fault that leads to unintended electrical short 
between two or more lines that are normally independent with in 
a circuit. This makes the two lines tied to a single value. The logic 
value of the shorted nets can be modelled as 1-dominent (OR 
bridge), 0-dominent (AND bridge), or intermediate, depending on 
the technology used. 
Stuck-open fault model 
Stuck-open faults are a failure mode peculiar to pull-up or pull-
down transistors in MOS (metal-oxide semiconductor) circuits. A 
failed transistor or a faulty connection results in floating value i.e. 
neither pulled towards logic-0 nor towards logic-1. In this case 
the output retains its previous value for some period of time and 
thus causes it to behave like memory element. As a particular 
case when the transistor is always in conduction state is 
considered as stuck-on fault. 
Delay faults 
Faults caused by the delays in one or more paths in the circuit 
from the inputs to the outputs. These faults include transition 
delay faults, gate delay faults, line delay faults, and path delay 
faults. Sometimes, they cause the combination delay of circuit to 
exceed the clock period. 
Transient faults 
Faults which covers the uncorrected signal values caused by 
disturbances. These include noise induced from power bus, 
capacitive and inductive coupling from neighbouring nets and 
also internal and external sources of radiation. 
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2.2.1 Stuck-at faults 
We discuss here in brief the behaviour of stuck-at faults and their effects in circuits as their 
concept is used in generating test patterns for crosstalk faults later in this thesis. Due to the 
manufacturing defects some lines may always fixed at certain logic. These faults are called 
stuck-at faults. When the net value is fixed at logic-0 / logic-1 the fault is known as stuck-at zero 
(s-a-0) / stuck-at one (s-a-1) fault. A line with s-a-1/s-a-0 fault will always have the logic 1/0 
irrespective of the correct logic at the output of the gate driving it. This net is considered as tied 
with source/ground for s-a-1/s-a-0 fault as shown in Figure 2.3. A circuit with n number of nets 
can have at most 2n single stuck at faults. 
VDD
SA-1
X
bridgeR
  
SA-0
GND ss(V )
X
bridgeR
 
Figure 2.3 View of Stuck-at Faults 
Figure 2.4 (a) shows the simple NAND gate and its truth table for fault free case. Now consider 
the second input is stuck-at logic zero as shown in Figure 2.4 (b). The faulty truth table is also 
shown in the figure. In this case the faulty gate gives output different to good one only in case 
when two inputs are driven with logic-1. In the remaining three cases the faulty behaviour of 
the gate is not observed. This example illustrates the basic features of a single stuck-at fault. 
Notice that here the gate is assumed to function correctly. Only the signal interconnects are 
considered to be faulty. If two or more faults exist at the same time, then those set of faults is 
called multiple fault. For a circuit with n lines, there are at most 2n possible single stuck-at 
faults. For multiple faults, the number of possible faults increases dramatically to 3n-1, since any 
line may be fault-free, s-a-0, or s-a-1, which is too large even for circuits of moderate size. 
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(a)            (b) 
Figure 2.4 Effect of s-a-0 fault in NAND gate 
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2.2.2 Signal Integrity faults 
SI refers to the timing and the quality of a signal on a connecting line. Nowadays the 
interconnect wires, behaved just as metallic resistances in the past, play a key role in the high 
speed systems performance and reliability. This is because of the distributed nature of parasitic 
resistances, capacitances and inductances of the interconnects at high frequency operation. 
Also the process engineers have migrated to wires with higher aspect (height/width) ratios to 
improve the wire resistance to the detriment of increase in coupling capacitance. The SI 
problems due to high clock speeds, transmission line effects, signal path return currents and 
cross-talk play a vital role in the current design issues. Some major SI problems are discussed in 
the following.       
Skin Effect: High frequency signals tend to travel on the conductor’s surface. Signals travelling 
on the surface of interconnect cause the self inductance of the line to produce increased 
inductive reactance at high frequencies. This effective reduction in the conductive area causes 
an increase in the resistance. Skin effect and dielectric loss are important components of 
transmission line losses, contributing rise time degradation and amplitude degradation of the 
signal. Rise time degradation can cause significant difference in delay between the driver and 
the receiver and the amplitude degradation sometimes can completely prevent the receiver 
from switching. Some solutions are proposed like careful selection of the insulating material 
and increasing track width, programmable output voltage to boost signal strength. Still there 
exists some complications in increasing the track width which is always not possible and 
boosting the signal which also amplifies associated signal noise and jitter.  
Ground Bounce: The combination of increased functionality and high speed operations 
demands instantaneous power requirements. Power and ground planes are extensively used to 
meet these requirements. Because of these complexities the planes often become segmented 
and imperfect leading to noise caused by inductance which in turn deteriorates the 
performance and functionality. Such noise is called ground bounce or simultaneous switching 
noise. For example, a number of outputs switch simultaneously from logic high to logic low, it 
causes the charge stored in load capacitors to flow into the device. This voltage results in 
temporary voltage rise in the board ground. This bounce can cause an output low to be seen as 
a high by other devices on the board. As many factors contribute to ground bounce, one cannot 
use a standard test method to predict its magnitude for all possible environments. Load 
capacitances and the number of switching outputs are the predominant factors that influence 
the magnitude of ground bounce. Solutions proposed to reduce the ground bounce are creating 
programmable ground or supply voltage next to switching pins and placing decoupling 
capacitors as close as possible to the power and ground pins. 
Power Supply Noise: The current spikes produced during the switching activity will transform 
into voltage bounces in the power supply lines. This reduction in supply voltages decreases the 
gate drive strength. As a consequence the gate delay will be increased and the circuit 
performance will be lowered, which in turn may cause potential delay faults. The electrical 
performances of power supplies have been characterized by effective inductors. This effective 
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inductor model will no more valid for higher frequency range as there can be several package 
resonant frequencies. So accurate modelling of power supply system needs electromagnetic 
field simulations to take into account and various electromagnetic interactions in packages. 
Crosstalk noise: cross-talk is the unwanted leakage of signal between parallel interconnects. If 
the signal that has been leaked to the other line is bad enough, false signalling will occur in that 
line. In general the sharp rise time and fall time of the signals on one line will couple into the 
other line through the coupling capacitance and mutual inductance. These capacitances and 
mutual inductances are functions of the separation between the lines and the dielectric 
constant of the separating material. Careful control of these factors will keep good signal 
integrity. Finding the critical parallel lengths, bounds of the rise and fall times and estimation of 
the cross-talk pulse are necessary. Crosstalk is the major SI problem in present DSM chips, thus 
the faults are discussed below further in detail. 
2.2.3 Crosstalk faults 
In DSM chips due to narrow gaps between interconnects crosstalk has become the major SI 
problem [Yim 1999, Visw 2000, Gleb 2001]. The increasing wire aspect ratio was originally 
expected to reduce interconnect delay in DSM technology. Figure 2.5 shows the difference of 
the metal wire aspect ratios between the old technologies and the DSM technologies. The 
lateral or side-wall capacitance becomes a dominant factor for the total capacitance 
calculation. The change of the metal aspect ratio over time is already shown in Figure 1.1. As 
technologies advance, routing pitch decreases and the aspect ratio increases. Traces also grow 
closer together as geometries shrink, which further increases capacitance between wires. Note 
that coupling capacitance over substrate capacitance ratio also increases. This side-wall or 
coupling capacitance links neighbouring nets’ switching to a signal net electrically; hence, the 
crosstalk effects occur naturally. Different types of crosstalk effects are depicted in Figure 3.2. 
The accurate, fast and realistic model of crosstalk due to multiple interconnects is significant 
and necessary for both the SoC designers and test engineers. The basic reason behind such 
modelling is that crosstalk models can provide sufficient insights into SI problems and design 
limitations. 
 
≥0.5 µ m      DSM Technology 
Figure 2.5 Change of metal aspect ratio with technology 
13 
 
Conceptual Background 
The increased crosstalk decreases signal integrity which in turn causes glitches and signal 
delays. Cross talk can be analysed by computing the signal leakage between aggressor and 
victim nets. The aggressor net carries a signal that couples to the victim net through the 
coupling capacitance discussed before. To determine the effects that this cross talk will have on 
circuit operation, the resulting delays and logic levels for the victim nets must be computed. 
Depending on the signal switching directions of the signals on the aggressor and victim nets, 
the impact of interconnect cross-talk can be either negative (delay in propagation) or positive 
(speedup in propagation), which may cause setup or hold time violations. A noise glitch 
generated by cross-talk coupling can propagate and amplify while travelling along a path. This 
glitch can upset circuitry logic, as illustrated in Figure 2.6, which shows a glitch resetting a flip-
flop, causing it to assume an incorrect state. Typically, a glitch diminishes very quickly across a 
CMOS gate or it saturates as a full swing waveform quickly depending on the glitch voltage and 
its waveform width, and the CMOS gate’s AC noise rejection characteristics. This kind of failure 
is an important issue for signal integrity. Later, we will discuss how to detect the maximum 
voltage glitch. Because excessive over-voltage at the gate-input reduces the life-expectancy of 
the device drastically as the gate oxide layer gradually suffers from time-dependent-dielectric-
breakdown (TDDB) and hot-carriers effect. 
D Q
C
R
1
0
RESET
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Figure 2.6 Functional failure due to crosstalk fault 
2.3 Test generation 
The manufacturer has to ensure the proper operation of a chip once it is produced. One must 
be able to detect a fault when occurred and to locate it or isolate it to a specific component 
preferably an easily replaceable one. The former method is called fault detection and the latter 
is called fault diagnosis or fault isolation. These tasks can be accomplished with tests. Test is a 
procedure to detect and/or locate faults. Fault detection test only tell whether a circuit is fault-
free or not. This test doesn’t tell anything about the identity of a fault if one is present. On the 
other hand, a fault diagnostic test provides the location and the type of the fault and other 
information.  
Testing a fault requires an input pattern which causes a different output between a good and 
faulty circuit. Such an input pattern used for testing is called a test pattern. So generally logic 
circuits are tested by applying test patterns that produce erroneous responses when faults are 
present and then comparing with the expected (corrected) responses. The set of test patterns is 
called as a test set or a test sequence. Particularly test sequence means a series of test patterns 
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those must be applied in a specific order. Sometimes the term test data is used for test patterns 
together with the output responses. 
Consider the circuit of Figure 2.7. A stuck-at-1 fault as marked at the output of the G2 means 
that the faulty signal remains 1 irrespective of the input state of the OR gate. If the normal 
output of the G2 gate is 1, as it would be if the inputs were 01, 10, or 11, then this fault will not 
affect the output of the circuit. However, a 00 input to the G2 gate will produce a 0 output in the 
normal circuit. The faulty circuit will have a 1 there. Figure 2.7 shows the normal (faulty) value 
as 0(1), which is applied to the G3 gate at the output. This signal state must be propagated to 
the output of the G3 gate, which is an observable output of this circuit. This is done by setting 
the other input of G3 as 1, which is justified by setting the inputs of G1 as 11. Now we have the 
input vector 1100 as a test for the s-a-1 fault since for this vector the normal output (true 
response) and the faulty output differ. The test vectors for stuck-at faults are further used for 
testing crosstalk faults with slight modifications which is described in chapter 4 in detail. 
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Figure 2.7 Test for stuck-at fault in simple circuit 
The circuit of Figure 2.7 has seven lines, which are the potential sites for single stuck-at faults. 
The number of possible single faults is 14 and multiple faults is 2186. Similarly a circuit with 
1000 lines would contain approximately 10477 faults. This would be far too many faults to 
imagine, and hence testing for multiple faults would be impractical. However, for most 
approaches the model of single stuck-at faults has proved to provide the best practical basis. 
For example the authors in [Agar 1981] suggested that every complete single-fault-detection 
test set in any internal fanout-free combinational circuit is known to cover at least 98 percent 
of all multiple faults made up of six or fewer faults. Also the authors in [Jha 1986, Jaco 1987, 
Hugh 1986, Agar 1981] mentioned that tests for single stuck-at faults usually cover a very high 
performance (>99.6%) of multiple stuck-at faults when the circuit is large and has several 
outputs. 
Basically the testing of logic circuits is divided into two stages: test pattern generation for a 
circuit under test (CUT) and applying the patterns to the circuit. Thus, generation of test 
patterns is very important and difficult for large circuits. In general the above stated test 
generation is automated in the form of a software application which is called an automatic test 
pattern generation (ATPG) tool. The quality of a tool depends on the fault coverage as well as 
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the size of the test set. The fault coverage is the fraction of faults that can be detected within 
the circuit under test.  
From past 40 years the research and development is still going on minimum and efficient test 
generation procedures. Test generation for combinational circuits has traditionally been 
considered a solved problem [Chap 1974]. Many algorithms have been proposed for test 
generation. Several algebraic test generation methods have been developed. These include the 
propositional method by [Poag 1963], the equivalent normal form by [Arms 1966], the Boolean 
difference method by [Sell 1968], the cause effect equation of [Boss 1971], the SPOOF 
procedure by [Cleg 1973], and the structure description function by [Kino 1980]. All these 
approaches initially generate equations for fault-free circuit and then manipulate those 
equations for faulty circuit to generate a test. It is very difficult task to manipulate large 
algebraic equations in general. For large circuits, a huge amount of algebraic manipulation is 
required to derive test for a given fault. They also have the disadvantage of requiring great 
amount of time and memory, which make them impractical for large circuits. The other variety 
of test generation methods are deterministic or structural algorithms that use topological gate 
level description of a circuit instead of Boolean equations manipulation. The basic idea of this 
test generation is to select a path from the site of fault to an output of circuit for propagation of 
fault effect. This process is called forward propagation. The path is called sensitized path. For 
forward propagation the values set on sensitized path are traced backward to find the 
necessary input pattern. This process is called backward propagation or line justification of the 
method. The most widely used such algorithm is D-algorithm [Roth 1966]. This algorithm 
generates a test for any logical fault if such a test exists. Later it has been pointed out that the 
D-algorithm is inefficient in generating tests for circuits with many Exclusive OR (EOR) gates. To 
overcome this disadvantage Goel has proposed an algorithm called PODEM (Path-Oriented 
Decision making) in 1981 [Goel 1981]. Later in 1983 Fujiwara and Shimon developed new 
algorithm called FAN that generated test much more efficiently [Fuji 1983]. These three main 
algorithms are described in detail in the following sections. 
Another very important function of testing is the process diagnosis. We must find what went 
wrong with each faulty chip, be it in fabrication, in design, or in testing. Or, we may have 
started with unrealizable specifications. The faulty chip analysis is called Failure Mode Analysis 
(FMA). FMA uses many different test types, including examination through optical and electron 
microscopes, to determine the failure cause and fix the process. 
Normally all the above stated ATPG algorithms attempt to find a test for all possible stuck-at 
faults in the fault set of interest. The attack on the problem can vary from pseudo random 
assignment of inputs to very complicated searching schemes. But all the above algorithms have 
the following basic sequence of operations in common: 
i. Pick a fault that has not been detected. 
ii. Construct the search graph for the circuit with the chosen fault. 
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iii. Search the search space until either 
a) A test is found, or 
b) The space is exhausted. 
If any algorithm terminates at iii (a), the test vector is saved along with the expected output and 
the target fault. If it terminates at iii (b), then no test vector exists and the fault cannot be 
detected. That means it is undetectable or redundant fault. These basic steps give a good 
overview of what an ATPG algorithm should do. Before we go much more in detail into 
algorithms, it is essential to clarify some terms that will be using in the explanation. Pairs of 
words such as circuit graph and search graph and backtracing and backtracking when used in 
concept can cloud even the simplest examples. In fact these terms were not always in one 
discipline, but evolved separately within computer-aided design and artificial intelligence. Now 
these areas are almost merged, but these terms were not changed. So all we can do is be aware 
of these terms. 
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Figure 2.8 Circuit graph of circuit shown in Figure 2.7 
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Figure 2.9 Search graph of faulty circuit shown in Figure 2.7 
The circuit graph and search graph are different. For example the former is the graph of the 
circuit, while the latter is the graph of the search space. Figure 2.8 shows the circuit graph of 
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the circuit shown in Figure 2.7. Figure 2.9 depicts the search graph of the faulty circuit shown in 
Figure 2.7. The circuit graph is never changed for a given circuit and is used to build the search 
graph. On the other hand the search graph depends both on the target fault and the search 
procedure. It is always a tree and is usually built by going forward from the fault site to the 
primary outputs and going backwards from intermediate goals to the primary inputs. 
Backtracing and backtracking also differ from each other. Backtracing is used to build the search 
graph, while backtracking is used to change a decision in the search graph. Backtracing is the 
process of working backward in the circuit graph to build the search graph, while backtracking 
is the process of correcting node values when conflict occurs. 
2.3.1 D-Algorithm 
The D-algorithm was the first true algorithm for test generation designed to be programmable 
on computer. Before the D-algorithm explanation we need to discuss some terms which are 
commonly used in ATPG. 
D-Calculus: For testing a circuit the representation of the good and faulty circuit at the same 
time is needed. Figure 2.10 shows good and faulty NAND gates. The faulty NAND gate output is 
stuck at zero. The Figure 2.11 (a) shows the truth tables of both faulty and good gates. Figure 
2.11 (b) shows the combined behaviour of both truth tables at the same time. The composite 
logic value D represents a logic ‘1’ in the good case and a logic ‘0’ in the faulty case. One can 
also write this as D=1/0. Composite logic values can propagate through simple logic gates by 
setting the other inputs to enabling values. 
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Figure 2.10 Good and faulty NAND gate circuit diagrams 
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(a)       (b) 
Figure 2.11 Representation of good and faulty behaviour of NAND gate 
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Fault sensitization: setting the opposite logic value at the fault location in the good circuit to 
the faulty value is necessary to ensure the behavioural difference between good and faulty 
circuit. Finding a set of primary inputs to set such opposite value is called fault sensitization. 
Fault propagation: The fault effect has to be propagated through one or more paths to a PO of 
the circuit. For some faults, it is necessary to simultaneously propagate the fault effect over 
multiple paths. Moving the effect of a fault to at least one PO by assigning the values to the 
internal nodes in the search space is known as fault propagation. In general, the number of 
paths may rise exponentially with the number of logic gates in the circuit. Fault propagation is 
also known as path sensitization. 
Line justification: the process of finding primary input values that causes the internal nodes to 
propagate the faulty behaviour. In general it is same as backtrace with conflict resolution. 
Implication: implication is the process of determining the unique values implied by already 
assigned values. It can be both forward and backward directions for assigning the values. 
Reconvergent fanout: a fanout node whose fanout signals to multiple gates and the outputs of 
these gates are used as inputs to a common gate is called reconvergent fanout. The gate at 
which these nets reconverge is called the point of reconvergence. 
The D-algorithm is based on the intersection of d-cubes, a notation used for the difference 
calculus. Three new values were added to denote the states of nodes other than 0 and 1. The 
first added value is X, which denotes an unassigned value to a node. To describe the difference 
between good and faulty circuits, D  and D  are introduced denoting a difference and difference 
bar respectively. A good background of the testing aspects of the D-algorithm is explained in 
[Breu 1976] while the complete mathematical analysis is explained in Roth’s original paper 
[Roth 1966]. The logic behaviour of all logic values is explained below. 
0 - Binary zero in both good and faulty circuits 
1 - Binary one in both good and faulty circuits. 
X - Unassigned value 
D - One in good circuit and zero in faulty circuit 
D - Zero in good circuit and one in faulty circuit 
The test generation can be viewed as a search of the n-dimensional state-space of primary 
input patterns of an n-input combinational logic circuit. The search graph for the D-algorithm 
contains all the nodes of the circuit graph. The search continues until a test is found or until the 
search space is exhausted. Since there is no global strategy for the order of search in D-
algorithm, the order depends on the implementation. All the nodes in the search graph depend 
entirely on other nodes in the search space. 
19 
 
Conceptual Background 
As the search progresses, nodes have been assigned values. There may be a conflict that voids 
current assignments. If these conflicts are not detected and resolved at right time, a great deal 
of time may be spent on subsequent assignments. These conflicts can be discovered by a 
process called implication. The effects of each assignment are carried forward and backward in 
the circuit. In this process the inconsistent value that a node must take will be revealed and 
must be resolved. After the search graph is constructed, the algorithm initializes all nodes to ‘X’. 
It then chooses a target fault and assigns a value of D to the fault location for s-a-0 fault or D  
for s-a-1 fault. The search then begins and the algorithm assigns a value 0, 1, D, or D  to 
unassigned node. After each assignment the implications of that assignment are propagated 
forward and backward in the circuit. Once the implication is finished, the algorithm checks 
whether a test has been detected. If test has been detected, it stops. If not, it continues the 
search until the algorithm has assigned all the plausible values to every node in the search 
graph. 
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Figure 2.12 Example circuit for D-algorithm explanation 
Take an example shown in Figure 2.12 to see how D-algorithm works to find a test for s-a-1 
fault at the output of gate G3. The procedure is also depicted in Figure 2.13. Initially all nodes 
are set to ‘X’. The faulty location should excite with logic ‘0’ in good circuit and logic ‘1’ in faulty 
circuit. So a value of D  is assigned to G3. As G3 is NAND gate, to justify this value both the 
inputs ‘b’ and G2 must set to ‘1’. As ‘b’ is primary input the value is justified. Now G2 has to be 
justified. By backward implication the nodes ‘c’ and ‘d’ are to be set to logic ‘0’. As the 
algorithm justified all the values, the fault excitation is achieved. Now the task is to propagate 
the fault to a primary output. To propagate the D  value through OR gate the other input of this 
gate must set to ‘0’. So G1 has to be ‘0’ in order to propagate the fault effect through G4. To 
justify G4 to have a value ‘0’ only option is to set ‘a’ to ‘0’ as the other input ‘b’ is already 
assigned to ‘1’. Now all the required values are justified and the fault effect (D ) is propagated 
through G4 and so to a primary output ‘z’. As the fault effect can be observed at ‘z’, a test is 
detected for s-a-0 fault at G3. Here, the test vector (0100) is stored along with the good circuit 
output and the target fault. 
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Figure 2.13 Test generation procedure of D-algorithm without conflict 
The example above is somewhat simple and straight forward as no conflict occurred. If a 
conflict had encountered, it would have needed backtrack. It means the algorithm has to check 
node by node back in the search space to re-examine the assignments from the conflict 
location. The algorithm checks whether there is any untried assignment left to remove the 
conflict. The algorithm continues this process until the conflict is resolved or until the search 
space is exhausted. If the search apace is exhausted, then the fault is considered as either 
redundant or untestable. 
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Figure 2.14 Test generation procedure of D-algorithm with conflict 
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To illustrate the resolving of conflict, consider the same example shown in Figure 2.12. Try to 
propagate the fault effect at G3 through G4 before justifying the inputs as shown in Figure 2.14. 
In order to propagate D  through G4, G1 has to be ‘0’. To justify G1 to have a value ‘0’ here 
there are two options unlike in the above case. One can set ‘a’ to ‘0’ or b to ‘0’. Arbitrarily 
choose b to ‘0’. Now to justify the value D  at G3, the input ‘b’ has to be ‘1’. As ‘b’ is already 
assigned to ‘0’, we will encounter a conflict. To resolve this conflict, the algorithm has to 
backtrack through the entire tree that has been used until the node ‘b’ is reached. At that 
point, the algorithm checks for the alternative. As there is an option that ‘a’ can be set to ‘0’ 
instead of b to ‘0’ as depicted by the dashed line in Figure 2.14. Again the algorithm proceeds to 
justify G2 to ‘1’ by setting ‘c’ and ‘d’ to ‘0’. Thus D-algorithm resolves conflicts occurred during 
search process. 
2.3.2 PODEM 
IBM has introduced error correction and translation (ECAT) to their DRAM to increase reliability 
in late ‘70s. D algorithm failed to generate tests for these types of circuits because it is relatively 
blind to global circuit details and the search was not directed. In addition, conflicts in D-
algorithm are not detected right at the conflict point. Because of the node dependencies, the 
conflicts continue beyond the conflict point. If a circuit has more than one propagation paths, 
then the algorithm tries each path individually and all the combinations possible. This increases 
the complexity of the algorithm. Some researchers have tried to improve the D-algorithm. 
Armstrong has tried to reduce the complexity by using a single-path approach to fault 
propagation [Arms 1966]. This method has reduced the search space but the algorithmic 
property has also removed. If more than one simultaneous path is required for propagation it 
fails to find a test. Kirkland has used guidance heuristics to address the search graph [Kirk 
1983]. The others [Taka 1985] have enhanced the notation from five valued logic to nine valued 
logic to address the complexity.  
Goel [Goel 1980] noticed that the D-algorithm includes every node of the circuit in the search 
space. However, only the primary inputs need to be considered as all the other nodes are 
functions of primary inputs. As there are only primary inputs in the search graph, there will be 
no hidden conflicts and each node can be assigned independently. Further if conflict occurs 
only the other value needs to be tried at that input which caused that conflict. If the 
complimentary value also leads to conflict, one needs to backtrack further. Since it is not 
necessary to try any assignments below this point, lot of time is saved unlike in D-algorithm.  
Let us consider the same example shown in Figure 2.12 to illustrate the PODEM algorithm. Here 
the goal is again to find a test for s-a-1 fault at G3. The procedure is shown in Figure 2.15 (a). 
PODEM first tries to find a value to be assigned to an input. This is done by backtracing. 
Remember that backtracing is the process of working backward in the circuit graph. Let us 
assume that the algorithm first assigns a ‘1’ to input ‘b’. Here the order is really arbitrary. Now 
the implications of this assignment are done by traditional simulation. If the implications do not 
reveal any conflicts with the present goal, then the algorithm chooses a new input to assign a 
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value. This process proceeds until either a test is found or a conflict occurs or until all 
propagation paths finished. In this example after assigning 1 to ‘b’ no other internal node has a 
value other than ‘X’.  Then the algorithm assigns a ‘0’ to ‘d’. Now also the simulation reveals no 
implications. But when the input ‘c’ is assigned a 0, the implications reveal that the node G2 
becomes a ‘0’ and G3 becomes D . The fault excitation is achieved. Finally when node ‘a’ is 
assigned a 0, the previous implications remain and node G1 becomes ‘0’, G4 becomes D  and ‘z’ 
implies to D . The fault has been propagated to output. So a test has been detected for s-a-1 
fault at G3.  
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Figure 2.15 Test generation procedure of PODEM without and with conflict 
In the above assignments and implications no conflict has occurred. What would have 
happened if a conflict occurs? Assume that the algorithm first assigns ‘b’ to ‘0’ to get the 
needed ‘1’ at G1 as shown in Figure 2.15 (b). With implications the node G3 becomes ‘1’ in 
good circuit. This conflicts with the goal that G3 must have D . This means G3 must have ‘0’ in 
the good circuit. When such a conflict occurred, PODEM checks whether the value assigned to 
‘b’ is first or second. If it is the first value, the algorithm compliments the value assigned and 
the search continues. Here in this example ‘b’ is changed to ‘1’ and the process is continued as 
in non-conflict case. 
2.3.3 FAN 
Two Japanese researchers Fujiwara and Shimono improved the PODEM algorithm in 1983 and 
named it as FAN algorithm [Fuji 1983]. The algorithm was so named because it tries to reduce 
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the number of backtracks in the search graph by considering fanout branches as special case. 
To understand this algorithm one first needs to know two terms fanout stems and headlines. 
Fanout stem is simply a normal fanout point that drives several gates in a circuit.  Headlines are 
a bit more complex, involving another concept called free lines. Free lines are gate outputs 
whose predecessors are not in any fanout loop. A headline is a free line that drives a gate that is 
part of a reconvergent fanout loop. Headline can be also described in another way as root of a 
tree that forms a subgraph of a circuit. The leaves of the tree are the primary inputs. So in the 
assigning procedure, fanout stems must be assigned values that are consistent with all 
unblocked paths from the fanout point to the reconvergence. On the other hand headlines can 
be assigned arbitrary values, since they are independent of all nodes already assigned. Thus 
FAN algorithm stops when backtracing reaches a headline, since headlines can be justified for 
any arbitrary value later. It saves enormous amount of time as the algorithm does not need to 
complete the backtrace to primary inputs. This principle is one of the reasons that FAN 
performs test generation better than PODEM. Speed is not only the plus point of FAN that sets 
it apart from other algorithms, it also uses multiple backtrace [Fuji 1983, Kirk 1988] to reduce 
the number of backtracks in the search graph for most circuits. 
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Figure 2.16 Test generation procedure of FAN algorithm 
Let us consider the same example shown in Figure 2.12 again to explain the FAN algorithm. The 
nodes ‘a’, ‘b’, ‘c’, ‘d’ and G2 are free lines, but only ‘a’, ‘b’ and G2 are headlines, since ‘c’ and ‘d’ 
are predecessors of G1. The FAN based test generation procedure for s-a-1 fault at G3 is shown 
in Figure 2.16. FAN begins the test procedure in the same way as PODEM, setting ‘b’ to ‘1’. 
When FAN reaches G2=1, it stops backtracing because it knows that G2 can be later justified 
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without any conflict. So without justifying G2, FAN goes on to set ‘a’ to ‘0’. At this point FAN 
knows that a test is possible for given fault and all that needs to be done is to justify the 
headline values. After justifying all the headline values the final input vector is determined to 
test the given fault. 
2.3.4 Genetic algorithms 
Genetic algorithms are part of Evolutionary computing, a category of algorithms based on 
Darwin’s idea of evolution of living creatures. Traditional algorithms like gradient methods 
become unfeasible with the growing size of the search space. Due to their population-based 
nature the genetic algorithms retain more or less same size of population over the iterations 
and remain mathematically feasible for complex problems. The algorithms also have the ability 
to find the global best solution of optimization problems, and do not require building of any 
derivatives of the objective function for this purpose as several classical optimization algorithms 
do. Therefore, they can be flexibly used for solving a large range of problems. Genetic 
Algorithms and Differential Evolution help engineers and researchers to optimize their designs 
using the Darwin’s principle of “survival of the fittest”.  
The idea of evolutionary computing was introduced in the 1960s by Rechenberg in his work 
"Evolution strategies" [Rech 1970]. The initial attempts to map Darwin’s ideas on to real life 
problems were made by Holland and Goldberg in [Holl 1974, Gold 1988]. Nowadays these 
optimization principles are very frequently used in electronics for design of complex electronic 
systems such as VLSI circuit design and for their automated test. 
Genetic algorithms (GAs) are random but yet directed search methods based on the laws of 
natural selection and genetics. GAs are particularly much superior to pure random search 
algorithms as they from the very beginning search for the relatively “prospective” regions in the 
search space. Typically, GAs are characterized by the following features [Pali 2005(a)]:  
• genetic representation, i.e. encoding of feasible solutions of optimization problems 
• a population of encoded solutions or chromosomes 
• a fitness function that evaluates the optimality or quality of the each solution 
• genetic operators that help in generating a new population from the existing population 
• control parameters 
A typical execution of GA involves the following: 
• Random generation of initial population Y(k) := (y1, y2, …, yN) with N chromosomes at 
generation k = 0  
• Computation of fitness value of each chromosome yl, l = 1, 2, …, N, in the current 
population Y(k) 
• Checking whether termination condition is met (i.e., when k reached the maximum 
value) 
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1. If YES, then pick up the best chromosome, i.e., one with highest fitness value and 
stop the search process. 
2. If NO, then create new population Y(k+1) with N new chromosomes applying the 
selection, crossover, mutation and reproduction genetic operators from the current 
population Y(k) and start the new iteration with a fitness computation. 
As one can see the basic outline of the genetic algorithm is very simple. But there are several 
things to be considered for various problems. The first thing is how to create the chromosomes 
or individuals of initial population and which type of encode to choose. The most used way of 
encoding is binary string representation. Each bit or set of some bits in the string can represent 
some characteristic of the solution. Let us take for example a population containing four 
chromosomes encoded as binary strings shown in Table 2.2. Each chromosome is associated 
with fitness, which is simply a measure of how well this solution solves the problem. 
Throughout the search for optimal solution, a survival of the fittest procedure is used. This 
means that a solution with high fitness is chosen for next iteration over the one with lower 
fitness. Elitist GA implies that the chromosome with best fitness from the previous generation is 
always copied into the next generation of population and thereby, further eliminating the 
possibility of losing the so-far-obtained best-fit chromosome in the future generation of GA. 
The description of various genetic operators used for GA implementation is briefly given below. 
Table 2.2 Simple population with four chromosomes 
Chromosome 1 0111101001100011 
Chromosome 2 1001100100110110 
Chromosome 3 0101111000010110 
Chromosome 4 1101010110101011 
 
Selection 
The chromosomes are selected from the population (mating pool) based on a roulette wheel 
(RW) selection procedure. The better the fitness the better the chance of selection of a 
chromosome and thus will give rise to higher number of offspring in the subsequent 
generation. Imagine a Roulette wheel where all chromosomes in the population are placed 
according to their fitnesses like in Figure 2.17. 
The RW selection procedure commonly used is described below. 
• Calculate the sum of all individuals’ fitnesses and term it as FS.  
• Generate a random number r from interval (0, 1) and multiply this by FS i.e. 
0 < r < 1 and 0 < r.FS < FS 
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• Pick up the ith individual when the sum of the fitnesses of the preceding individuals is 
greater than or equal to r.FS, as expressed by 
i
S j pop
j=1
r.F f ,i N≤ ≤∑  
 
Figure 2.17 Fitness distribution of chromosomes in a Roulette Wheel 
 
Crossover 
Crossover is a recombination operator that produces offspring that contain some parts of both 
parents’ genetic properties. Many GA developers consider that the crossover is the key factor 
that distinguishes the GA from other optimization algorithms. The crossover rate is determined 
by a crossover probability. Two chromosomes are selected for crossover process using the RW 
selection from mating pool as good solutions can generate the better ones. These two 
chromosomes are called parent 1 and parent 2. Let us assume that chromosomes 1 and 3 are 
selected from Figure 2.17 for crossover operation. One can also select more crossover points. A 
crossover point is selected randomly and the parts beyond this point are exchanged to form the 
new two offsprings as shown in Figure 2.18. Sometimes crossover can be complicated and very 
depends on encoding of chromosome. Specific crossover made for a specific problem can 
improve performance of the genetic algorithm. 
Chromosome 1 0111101001100011 
Chromosome 3 1001100100110110 
 
Offspring 1 0101111000010110 
Offspring 2 1101010110101011 
Figure 2.18 Offspring generation with crossover 
27 
 
Conceptual Background 
Mutation 
Most of the optimization algorithms face difficulty once the solution fall into a local optimum. 
To prevent these, random variations of the chromosomes are necessary which is done by 
mutation operator. The operation occurs with very small probability but randomly alters the 
position of the string. In binary encoding any particular bit is changed to 1 if it was 0, or vice 
versa. The mutation process is done only if certain condition is satisfied for example if the 
random number generated is greater than the mutation probability. This process is repeated 
from the first bit to the last bit of the selected chromosome. Since the probability of mutation is 
very low, only a few bits of an individual may undergo mutation operation as shown in Figure 
2.19.  
Chromosome 2 1001100100110110 
 
Offspring 3 1011100100010110 
Figure 2.19 Offspring generation with mutation 
Reproduction 
With the crossover and mutation there is the possibility of losing the so-far-obtained best-fit 
chromosomes. In reproduction process individuals selected with probability condition are 
simply copied into the next generation. For example if a random number generated is greater 
than the probability of reproduction then the selected individual is simply copied into next 
generation. 
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3 Modelling of  Crosstalk Faults 
As technology advances into deep-sub-micron era, crosstalk noise generated by coupling 
capacitances between interconnects has become an important Signal Integrity issue. The need 
for an efficient modelling of crosstalk fault between parallel interconnects is well understood by 
the current SoC designers and test engineers. The accurate, fast and realistic model of crosstalk 
due to multiple interconnects is significant and necessary. The basic reason behind such 
modelling is that crosstalk models can provide sufficient insights into SI problems and design 
limitations. This is because the interconnect parasitics and coupling parameters due to the large 
aspect ratios have become significant in system performance as they can lead to various 
functionality problems such as, crosstalk delay, speedup and logic hazards. Fault modelling is 
also very important for generating the test patterns for testing SI faults. With the above 
motivation a new, flexible and very accurate cross-talk fault model has been developed for 
analysing the influences of various coupling effects on SI. Initially the crosstalk fault behaviour 
between two interconnects has been modelled in section 3.1. Then the behaviour of crosstalk 
between defective pair of interconnects has been studied in section 3.2. Further the model has 
been extended taking into account the worst-case crosstalk effect on victim due to multiple 
aggressors in section 3.3. 
3.1 Crosstalk fault behaviour between single aggressor and single victim 
DSM interconnect does not behave like a simple metallic resistance at higher operating 
frequency but as a transmission line. This is the main reason for signal integrity losses in high 
frequency interconnect line. Signal Integrity losses in the interconnects are the disturbances 
coming out of their distributed nature of parasitic capacitances, resistances and inductances at 
high frequency operation. These SI losses are further aggravated if multiple interconnect lines 
couple energy from or to each other. With the above objective, initially, the crosstalk fault 
behaviour between two interconnects has been modelled. 
3.1.1 Modelling of single aggressor and single victim 
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Figure 3.1 Modelling of parallel interconnects 
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The crosstalk model between two parallel interconnects is developed based on distributed 
RLGC parasitics of interconnect and distributed coupling capacitance and also mutual 
conductance between interconnects. Furthermore, the model also takes into account the 
length of interconnects and also the RC linear models of the CMOS drivers and receivers. The 
model is developed assuming that the coupling is a strong coupling implying that not only the 
aggressor line alone will upset the victim’s signal but the victim line too will, in turn, create 
crosstalk noise back onto aggressor line [Pali 2003]. 
Referring to the Figure 3.1 and considering the first ABCD block (i.e. first Δx segment) of both 
aggressor and victim lines the input-output voltage and current, using the ABCD model, are as: 
 
( )1 2
1 2
1
  1
a a
a a
V Vab a
I Ib
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( )1 2
1 2
1
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p p
p p
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I Ib
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= ⋅    
       
 (3.1)  
where, a = (r + sl)Δx, b = (g + sc)Δx and r, l, g, c be the per-unit-length resistance, self 
inductance, self conductance and self capacitance (with respect to ground) of the distributed 
right-L “RLGC” model of both interconnects respectively and s be the Laplace variable. Now 
using (3.1) we can write: 
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1 1 2 2
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 1
a p a p
a p a p
V V V Vab a
I I I Ib
+ +    + 
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 (3.2)  
Now, applying Kirchoff’s voltage and current laws at nodes x1 and y1 respectively in Figure 3.1 
we have: 
 2 2a a fV V= , 2 2p p fV V=  (3.3)  
 2 2m ma c g a fI I I I= + + , 2 2m mp c g p fI I I I= − − +  (3.4)  
Now, the leakage current through mutual capacitance cmΔx and mutual conductance in s 
domain can be written as (3.5), assuming that initial values Va2f (0) and Vp2f (0) are both zero.  
 ( )2 2mc m a f p fI sc x V V= ∆ − , ( )2 2mg m a f p fI g x V V= ∆ −  (3.5)  
 
From (3.4) and (3.5), we can write as: 
 
2 2 2 2a p a f p fI I I I+ = +  
( ) ( )2 2 2 2 2 22a p a f p f m m a f p fI I I I g sc x V V− = − + + ∆ −  
(3.6)  
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Now, applying (3.3) and (3.6) in equations (3.2) we have: 
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 (3.7)  
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 (3.8)  
where, ( ) ( )( )2 2m md g g s c c x= + + + ∆ . Note that (3.7) and (3.8) represent respectively the 
modified ABCD models of parallel aggressor-victim of length Δx in combination mode and 
differential mode. Now, considering n such blocks the entire combination of aggressor-victim 
interconnect length (excluding the driver and receiver) can be modelled, i.e. 
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 (3.10) 
Now, the nth power (n → ∞) of both ABCD (square) matrices can be computed easily as shown 
in [Pali 2003]. Therefore, 
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Where, Z0 and Zd are respectively the characteristic impedances in (3.11) and (3.12) and 
similarly θ and γ represent the propagation constants respectively.  
From (3.9) to (3.12) we can have: 
 ( ) ( )1 1 1 2a p oa op oa opV V A V V A I I+ = + + +  (3.13) 
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 ( ) ( )1 1 3 4a p oa op oa opI I A V V A I I+ = + + +  (3.14) 
 ( ) ( )1 1 1 2a p oa op oa opV V B V V B I I− = − + −  (3.15) 
 ( ) ( )1 1 3 4a p oa op oa opI I B V V B I I− = − + −  (3.16) 
where, A1 = cosh(θL) = A4, A2 = Z0sinh(θL) in (3.13) and A3 = Z0-1sinh(θL) in (3.14). Also, B1 = 
cosh(γL) = B4, and B2 = Zdsinh(γL) in (3.15), and B3 = Zd-1sinh(γL) in (3.16). Also note that Voa = 
Va(n+1)f and Ioa = Ia(n+1)f represent respectively the voltage across and current into the aggressor 
(receiver) load CLa (subscripts ‘a’ and ‘p’ refer to aggressor and victim related terms 
respectively). Similarly, Vop = Vp(n+1)f and Iop = Ip(n+1)f represent respectively the voltage across 
and current into the victim (receiver) load CLp. Further noting that currents entering into the 
receivers are Ioa = sCLaVoa and Iop = sCLpVop we can rewrite (3.13) and (3.15) as follows: 
 ( ) ( )1 1 1 2 1 2a p La oa Lp opV V A sA C V A sA C V+ = + + +  (3.17) 
 ( ) ( )1 1 1 2 1 2a p La oa Lp opV V B sB C V B sB C V− = + − +  (3.18) 
From (3.14) and (3.16) solving for Ia1 and Ip1 we have: 
 1a oa opI PV QV= + , 1p oa opI MV NV= +  (3.19) 
Where, 
 ( ) ( ){ }3 3 4 40.5 LaP A B sC A B= + + + , ( ) ( ){ }3 3 4 40.5 LpQ A B sC A B= − + −  (3.20) 
 ( ) ( ){ }3 3 4 40.5 LaM A B sC A B= − + − , ( ) ( ){ }3 3 4 40.5 LpN A B sC A B= + + +  (3.21) 
Note that in Figure 3.1, the CMOS driver is modelled as a voltage source driving a resistance (Rs) 
and capacitance (Cs), whereas the CMOS receiver is modelled as a capacitive load CL [Bane 
2002]. Therefore, the ABCD models of the drivers of aggressor and victim are respectively as: 
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 (3.22) 
Substituting (3.19) in (3.22) and solving for Va1 and Vp1 yield 
 
( )( )
1
ia sa oa op
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a
V R PV QV
V
h
− +
=    (3.23) 
33 
 
Modelling of Crosstalk Faults 
 
( )( )
1
ip sp oa op
p
p
V R MV NV
V
h
− +
=    (3.24) 
Where, ( )1a sa sah sR C= + and ( )1p sp sph sR C= +  
Substituting (3.23) and (3.24) in (3.17) and (3.18) and eliminating the aggressor’s output voltage 
Voa from both equations and substituting (3.23) and (3.24) in (3.17) and (3.18) and eliminating 
the victim’s output voltage Vop from both equations we get: 
 ( ) ( )
1 2
1 4 2 3 1 4 2 3
2 2
op ia ip
T TV V V
T T T T T T T T
= +
− −
   (3.25) 
 ( ) ( )
3 4
1 4 2 3 1 4 2 3
2 2
oa ia ip
T TV V V
T T T T T T T T
− −
= +
− −
   (3.26) 
The fourth order approximations of numerators are: 
2 3 4
0 1 2 3 4( ) ; 1, 2, 3, 4.j j j j j jT s t t s t s t s t s j= + + + + =  
Obviously terms tj0 through tj4 are functions of interconnect and driver parameters and each 
one is computed by summing one, or more infinite series. The terms Vip and Vop in (3.25), and 
the terms Via and Voa in (3.26) represent the input and output signals of the victim and 
aggressor respectively in s domain (see appendix 8.1 for complete derivation). 
3.1.2 Non-ideal input signal representation 
The drivers of aggressor and victim can have only the four possible states of input transitions: 
Rising (0→1), Falling (1→0), Static-1 (1→1) and Static-0 (0→0). In order to represent the input 
signals we have used exponential rising and falling signals. The non-ideal rising input transition 
in time-domain and s (Laplace) domain can respectively be written by (3.27), and (3.28), with tc 
as the time constant.  
 ( ) ( )1 exp , with 1 .ir DD cv t V tα α t= − − =      (3.27) 
 ( ) ( )
1 1 DD
ir DD
VV s V
s s s s
α
α α
 = − = + + 
   (3.28) 
However, for a td delayed rising signal it would be 
 ( ) ( )
ds
DD
ir
V eV s
s s
tα
α
−⋅
=
+  
(3.29) 
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Similarly, falling input transition in the time domain is:  
 ( ) ( )exp , with 1if DD cv t V tα α t= − =    (3.30) 
Note that the falling signal described by (3.30) is theoretically correct and close to reality, 
however, falling signal violates the initial condition required in (3.5). Because, in this case 
( ) ( )
0
0 0limif if DD
t
v v t V
→
 = = ≠  . Therefore, to satisfy the above initial condition it should be 
represented as (3.31).  
 ( ) ( )( ) ( )1 expif DD irv t V t v tα = − − − = −   (3.31) 
Note that (3.31) insists the input transition to fall from 0 to –VDD, but not from VDD to 0. 
Therefore, after computing the output response with the same falling signal, VDD should be 
added to the output to bring back the response within 0 to VDD level. 
Likewise, the static input signals, e.g. static-0 can be written in time and s-domain as shown in 
(3.32). 
 ( ) 0iqv t = , ( ) 0iqV s =  (3.32) 
Note that for the static-1 input signal, the simulation should be carried out similar to static-0, 
however, after computing the output response with the same static-0 signal VDD should be 
added to the output response.  
3.1.3 Transient response 
The transient response of the driver-aggressor-receiver and driver-victim-receiver models can 
be computed when any two input signals combination Via(s) and Vip(s) are substituted in (3.25) 
and (3.26). For instance, in case of rising transition at the aggressor driver´s input and static-0 
signal in the victim’s driver input, substituting (3.28) and (3.32) in (3.25) and thereafter by 
partial fraction method the output voltage at the receiver end of the victim line can be written: 
 ( ) ( ) ( )
01 02 1 8
8 1 8
( ) a a a aDDop
k k k kVV s
a s s s p s p
α
α
 
= + + + + 
+ − −  
  (3.33) 
where, ( )8 14 44 24 34a t t t t= − . Note that because of static-0 signal at the victim’s input the second 
term in (3.25) vanishes and the voltage appearing at the victim’s receiver side is only due to 
aggressor’s contribution. However, for rising or falling transition on victim’s driver input the 
second term in (3.25) will exist and contribute some effects (similar to right hand side term of 
(3.33)) due to victim’s input itself. The partial fraction coefficients in (3.33) are calculated by 
residual procedure. Taking the inverse Laplace transform of (3.33) the victim´s output voltage at 
the receiver end is computed as (3.34). 
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 ( ) ( )810 01 02 1 8
8
... p tp ttDDp a a a a
VV t k k e k e k e
a
αα −= + + + +  (3.34) 
Similarly, the other signal combinations can be applied as the input to the aggressor and the 
victim and even aggressor’s output can be computed. The equation (3.34) is a very useful 
equation as it reveals much information related to output signal behaviour of the device. For 
instance, in order to check whether the device will be fault-tolerant for a given signal, i.e. to 
check whether crosstalk has produced any delay timing violations, at first the 50% delay time is 
determined by setting ( ) 0.5op d DDV t V= ⋅  in the left hand side of (3.34) and thereafter, solving the 
same equation for td using Newton-Raphson’s numerical method. If the estimated delay is 
found to be less than the permissible nominal delay, the device is said to behave as fault-
tolerant. On the other hand, crosstalk glitch height is estimated by setting ( ) 0opdV t dt =  at t = tg 
and solving for corresponding tg by numerical method and thereafter, by substitution of tg back 
into (3.34). If the crosstalk glitch height is found to be smaller than the upper threshold voltage 
of logic low level, then it is expected to cause no voltage level (logic) violation, which again 
refers to fault-tolerance behaviour of the device even in presence of the coupling effect. 
However, with the rising transition on the aggressor input and static-0 on the victim input if the 
crosstalk glitch height is found to be greater than the upper threshold voltage of logic low level 
even for a small time duration, in that case it may lead the device to erroneous functionality. 
3.1.4 Simulations and discussion 
With the proposed model one can simulate the vicitm‘s output for all signal combinations 
shown in Figure 3.2 [Duga 2006]. The figure shows that if aggessor is driven with rising/falling 
transition and victim is driven with static-0/satic-1 signal, positive/negative glitch is produced 
on victim due to crosstalk influence. Similarly the figure also shows the crosstalk delay, speedup 
and reliability effects for other signal combinations on aggressor and victim. The proposed 
model considers also the skewed input transitions.  
 
Figure 3.2 Victim’s output for various input combinations 
36 
 
Modelling of Crosstalk Faults 
A few simulation results of our crosstalk model are presented in this section. For simulation 
experiments eighth-order model has been used. The distributed per-unit-µm interconnect RLGC 
parameters were selected from Philips CMOS12 (130nm) technology. Both drivers and receivers 
parameters are also taken from the corresponding 130nm technology. The interconnect length 
L= 200 µm was selected for all simulation experiments. The experiments, depicted in Figures 
3.3, 3.4 and 3.5 have been simulated with the coupling capacitance which is ten times of usual 
cm value used in the Philips CMOS12 technology. 
Figure 3.3 depicts the glitches produced on static victim due to coupling capacitance when 
aggressor is driven by a transition. Figure 3.3 (a) depicts the positive glitch produced on victim 
when aggressor is driven by a rising transition and static-0 signal on victim. Note that here the 
amplitude of the glitch produced on victim is 278 mV and the peak glitch has produced at 24.5 
ps. The amplitude of crosstalk pulse depends both on coupling capacitance and rise time of the 
aggressor signal. Due to leakage of signal from aggressor to victim the aggressor output is also 
delayed here. The 50% delay time for aggressor line is estimated to be 25 ps. The PSPICE 
simulations are also carried out using the n = 20 ABCD blocks containing right-L “RLGC” model 
for verification of model output. Figure 3.3(a) shows also the simulation results from PSPICE for 
same parameter values. For PSPICE results the amplitude of the glitch and its occurrence time 
are 279 mV and 26.5 ps respectively. From figure it is evident that accuracy of the model for 
both victim and aggressors’ output is very close to the PSPICE simulation results as they largely 
overlap on PSPICE simulation result.  
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(a)           (b) 
Figure 3.3 Glitch on victim due to crosstalk 
Similarly, Figure 3.3 (b) shows the negative glitch produced on victim when aggressor is driven 
by a skewed (here 10 ps) falling transition and static-1 signal on victim. Note that here the 
amplitude of the glitch produced on victim is also 278 mV but w.r.t logic-1 signal. The glitch 
occurrence is also delayed by 10ps because of the skew in aggressor’s input. Here also the 
figure shows also the overlapped simulation results from PSPICE for same parameter values. 
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Figure 3.4 Delay due to crosstalk 
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Figure 3.5 Delay due to crosstalk with skewed opposite transitions on aggressor and victim 
Now, the influences of crosstalk on the timing behaviour of transitions on victim are showed in 
Figure 3.4 and Figure 3.7. Due to opposite transition on aggressor, the signal on victim can be 
delayed due to crosstalk coupling noise from the aggressor. The figures depict the delay 
produced on victim due to crosstalk when aggressor is driven by opposite transition. Figure 3.4 
(a) depicts the outputs of both nets when victim and aggressor are driven by falling and rising 
transitions respectively. The both aggressor output and victim output are delayed as the 
coupling considered here is strong i.e. the leakage of signal is not only from aggressor to victim 
but also vice versa as they have the same driver strengths. The 50% delay time for both 
aggressor and victim outputs is 45 ps. Figure 3.4 (a) shows also the simulation results from 
PSPICE for same parameter values. The large overlapping of the outputs both from PSPICE and 
the model shows the accuracy of the model itself. Figure 3.4 (b) depicts the outputs of both 
PSPICE 
PSPICE 
mode  
mode  
PSPICE 
PSPICE 
mode  
model 
38 
 
Modelling of Crosstalk Faults 
nets in presence and absence of crosstalk. Note that here the output signal on victim is delayed 
approximately 29 ps compared to the signal without crosstalk. The delay on victim depends on 
fall time of the aggressor signal, length of interconnects and strength of the drivers. 
Figure 3.5 (a) depicts the inputs and outputs of both nets when victim and aggressor are driven 
by skewed falling and rising transitions respectively. From figure it can be observed that the 
signal has been more distorted due to the skew in input. Because of skewed falling transition on 
the victim’s input in figure the shape of the output waveform of victim’s signal demonstrates a 
small positive glitch (200mV) at the beginning. Also in figure the victim output in presence of 
crosstalk is delayed by approximately 33 ps with respect to the one in Figure 3.4 (b) in absence 
of crosstalk. Figure 3.5 (b) depicts also the inputs and outputs of both nets when victim and 
aggressor are driven by rising and falling transitions respectively but with both delayed inputs. 
The figures show also the simulation results from PSPICE for same parameter values. From 
figure it is evident that accuracy of the model for both victim and aggressors’ output is very 
close to the PSPICE simulation results for skewed inputs too as they largely overlap on PSPICE 
simulation result.  
Table 3.1 Summary of simulation results 
 Figure 3.3 (a) Figure 3.3 (b) PSPICE X-model PSPICE X-model 
tinc 0.01ps 0.01ps 0.01ps 0.01ps 
tg 26.5ps 24.5ps 36ps 36ps 
Vg 279mV 278mV 280mV 278.5mV 
Simulation Time 4.98s 0.477s 5.02s 0.478s 
 
 Figure 3.4 (a) Figure 3.5 (a) Figure 3.5 (b) PSPICE X-model  PSPICE X-model PSPICE X-model 
tinc 0.01ps 0.01ps 0.01ps 0.01ps 0.01ps 0.01ps 
td(50% delay) 43ps 45ps 49.5ps 49ps 51ps 50.6ps 
Simulation Time 5.10s 0.462s 5.23s 0.517s 5.06s 0.553s 
 
Previously it has been shown that the accuracy of the model is pretty close to the commercial 
simulators like PSPICE. The model is also very easy to use and flexible. The next thing comes in 
mind is the runtime of the model. The Table 3.1 above shows the summary of simulation results 
of PSPICE and X-model implemented in MATLAB for crosstalk fault simulation. In the Table 3.1 
tinc refers to the time step chosen for simulation, td denotes the 50% delay time of victim’s 
output signal when both aggressor and victim are driven by mutually opposite signals 
respectively and tg and Vg denote the glitch occurrence time and glitch voltage appeared at 
victim’s output respectively when both aggressor and victim are driven by rising and static-0 or 
static-1 signals respectively. The model accuracy is quite comparable to the latter. Table 3.1 
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shows the run times of the five simulations depicted in figures 3.3 – 3.5. From the table it can 
be observed that the model is approximately 10 times faster than PSPICE for all the cases. 
 
(a)       (b) 
Figure 3.6 Variation of (a) glitch and (b) delay due to different transition times 
 
Figure 3.7 Variation of (a) glitch and (b) delay due to interconnects’ length  
With the model not only the output signals of aggressors and victim can be calculated, one can 
also simulate the influence of different parameters on crosstalk behaviour between 
interconnects. The variation of glitch and delay on victim due to different transition times (Tr) of 
the rising input on aggressor is shown in Figure 3.6. The Figure 3.6 (a) shows the three different 
glitches produced on static victim due to rising aggressor. The figure clearly shows the height of 
the glitch increases as the rising time decreases. Similarly the Figure 3.6 (b) shows the delay 
produced on victim output due to the opposite transition on aggressor. From the figure it can 
be observed that the delay is almost similar for all three cases. Naturally one can imagine that 
the sharp rising or falling signals have less impact on crosstalk delay. But when we see from the 
designer concept, the decrease in transition times leads to the increase in clock frequency and 
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decrease in period. The delay in lesser clock frequencies which may not create many problems 
will definitely creates more crosstalk problems in higher clock frequencies. 
Figure 3.7 shows the variation of glitch and delay for three different lengths of parallel 
interconnects. The Figure 3.7 (a) shows the three different glitches produced on static victim 
due to rising aggressor. Similarly the Figure 3.7 (b) shows the delay produced on victim output 
(excited with falling transition) due to the opposite transition on aggressor. The two figures 
clearly show that the height of the glitch and the delay increases as the length increases. The 
influence of transition time (on aggressor) and the length of interconnects running parallel on 
crosstalk glitch and delay is shown in Figure 3.8 (a) and (b). From the Figure 3.8 (a) it is clear 
that glitch on the victim’s output signal increases almost linearly with the increasing length and 
decreasing rising time and it can be as large 0.45V. From the Figure 3.8 (b) it can be also 
observed that the delay is increasing with the increase in length but remains almost constant 
with the change in transition time on aggressor for a constant length. But as discussed earlier 
the same amount of delay produces more crosstalk effects with higher clock frequencies. All 
the above simulations provide the design and test engineers a good insight about the influence 
of various parameters on crosstalk. Similarly, with the model one can simulate the effects of 
crosstalk on victim’s output for various drivers’ strengths and receivers’ loads. The model has 
also been applied by researchers for verification of worst-case numerical methods [Vuda 2005-
07] and further extended with mutual inductance parameter [Hasa 2008-09]. 
  
Figure 3.8 Variation of glitch and delay due to various lengths and transition times 
3.2 Crosstalk behaviour between defective pair of interconnects 
In the quest of improved speed and optimized silicon area, DSM chips are more susceptible to 
several new defects because of aggressive reduction of active-device-dimensions, i.e. scaling 
down of the process technology. For instance, bad handling or clean room contamination can 
give rise to ions (sodium) trapped in either the thick or thin oxide layer. If the positive ions are 
trapped in the thin oxide of an n-channel device, then the device threshold voltage will be 
reduced, which in turn makes the device very difficult to turn-off, whereas the same ion 
trapping increases the threshold voltage of the p-channel device making it very difficult to turn-
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on. However, if the ion contamination occurs under a conductor in the thick oxide region then a 
parasitic transistor may occur allowing otherwise unconnected structures to conduct together. 
On the other hand, pinholes in the oxide layer allow two conducting layers not otherwise 
connected to touch. The defects in the metal layers include surface scratches, breaks or opens 
and even resistive short with other interconnects due to improper handling, or bad etching. A 
bad etch (or, even a conductive particle contamination) may allow interconnects to remain in 
contact when in fact they should be separate, this would then produce a hard defect, i.e. 
resistive bridging fault [Russ 1989]. Furthermore, the bad etch (under-etch) may also narrow 
down the desired gap between the two adjacent metal conductors in some parts, which then 
produces a soft defect, i.e. increased coupling effects (crosstalk fault) between the two 
neighbouring conductors.  
Real defects in VLSI circuits, such as resistive stuck-at or bridging fault, that cause intermediate 
voltage, also have been dealt earlier by several researchers, e.g. [Nour 2002, Enge 2003]. The 
work reported in [Nour 2002] showed that bridging defects cannot be always modelled as ideal 
short (zero-resistance), which in turn implies that traditional zero resistance model is non-
sufficient for fault simulation. In contrast, in [Enge 2003] the authors rule out the possibility of 
any intermediate voltage, i.e. they considered that any voltage above threshold is interpreted 
as logic ‘1’ whereas the same below threshold is interpreted as logic ‘0’. On the other hand, in 
[Chen 1997] a general methodology to analyse the capacitive crosstalk coupling effect between 
a pair of lines has been developed. Apart from [Nour 2002, Enge 2003, Chen 1997], there are 
several other papers dealing separately with either the resistive bridging fault or the crosstalk 
fault alone. However, unlike the others here we address the line-defect-based-fault-model that 
considers for the first time both defects together. In particular, for last two types of 
manufacturing defects that lead to both non-zero resistive bridging fault and crosstalk fault 
simultaneously between the two neighbouring interconnect lines have been addressed. The 
developed fault model, in turn, helps in analysing the severity of the physical defects, as the 
similar defects can manifest several signal integrity losses such as delay timing violation, 
crosstalk glitch/hazards and even reliability problem of the device. Furthermore, the fault 
model can be utilized for determination of critical values of defect’s severity (measured in 
terms of crosstalk glitch height and delay time), below which deep sub-micron chip (DSM) will 
behave like a fault-tolerant device for the same defects. However, for the severity measures 
exceeding the critical values, the defects will manifest several complex functionality as well as 
reliability problems. 
3.2.1 Modelling defective pair of interconnects 
To illustrate the real defect between parallel interconnects in DSM chips, we consider first the 
particular case of a defect-free interconnect lines on the same metal layer with minimum line-
spacing prescribed by the given technology, as shown in Figure 3.9 [Pali 2006(b)]. Notice that 
here both top and bottom interconnects have been modelled by n number of right-L 
distributed RLGC models and coupling capacitance and also shunt conductance, i.e. equivalent 
to resistive bridging, have been added across each segment. 
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Figure 3.9 Defect-free parallel interconnects 
For the defect-free pair of interconnects both coupling capacitance and also the shunt 
conductance are assumed to be very low so that they cannot produce any effective coupling 
between the lines. In contrast, Figure 3.10 [Pali 2006(b)] shows a pair of defective interconnects 
due to bad etching. In order to characterize the behaviour of the defect both the coupling 
capacitance and shunt conductance are assumed to be several times larger in the defective 
parts than the usual value in the defect-free case. Also note that in the defective part of 
interconnects, where there is a complete resistive contact between the two interconnects, the 
shunt conductance in that particular point will be much greater than other points in the 
defective part because of the resistive bridging. Whereas the coupling capacitance for that 
particular point will be close to zero due to resistive short. Latter case is similar to a parallel 
plate capacitor with a resistive short between the two plates, i.e. a highly leaky capacitance. 
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Figure 3.10 Parallel interconnects with bad etching defect 
Here, it is to be emphasized that under-etching defect is assumed to have affected only p blocks 
(each of length ∆x) of right-L distributed RLGC models from both top and bottom interconnects 
and for these p blocks the coupling capacitance values are ki times of usual coupling 
capacitance value (cm∆x) and similarly, the shunt conductance values for these defective p 
blocks are wi times of usual shunt conductance value (gm∆x), where i = 1, 2, 3, …, p.  
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Figure 3.11 Distribution of defect’s effect in pair of lines 
The distributed RLGC model for the full length of defective pair of interconnects is depicted in 
Figure 3.11 [Pali 2006(b)]. Note that in Figure 3.11 the effects of under-etching defect, i.e. 
increased coupling capacitance and/or increased shunt conductance in defective p blocks, have 
been distributed all throughout the interconnects length, which resulted in kcm∆x and wgm∆x 
values respectively for all coupling capacitances and shunt conductances in all n blocks, where 
the respective value of k and w is 
 ( ) 1
p
i
i
n p k
k
n
=
 − + ∑ 
 =  and 
( )
1
p
i
i
n p w
w
n
=
 − + ∑ 
 =  
(3.35) 
Also note that because of this kind of distribution of defect’s effect the model will generate 
always same output irrespective of defect’s location on the interconnects which is, however, 
not correct. In fact, such distribution of defect’s effect holds when the defect is located exactly 
on the middle of both interconnects. For the defects located at the near-end/far-end side of 
aggressor-victim the model accuracy differs only approximately by ±5% respectively. 
Now, the fault model of the defective pair of interconnects, i.e. defective aggressor-victim 
interconnects is developed based on the ABCD crosstalk fault model as shown in Figure 3.12 
[Pali 2006(b)]. The top and bottom interconnects, i.e. both defective aggressor and victim 
interconnects are represented by n number of ABCD blocks (for each ∆x segment of 
interconnect) along with mutual capacitances (kcm∆x) and mutual shunt conductances (wgm∆x) 
across top and bottom ABCD blocks, where A = (1+ab), D = 1 and B = (r+sl)∆x = a, C = (g+sc)∆x = 
b, with r, l, g, c be the per-unit-length resistance, self inductance, self conductance and self 
capacitance (with respect to substrate ground) of the distributed right-L “RLGC” model of both 
interconnects respectively and s is the Laplace variable. 
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Figure 3.12 Fault modelling of defective pair of parallel interconnects with distributed defect’s effect 
Now, by setting both k = 1 in kcm∆x and w = 1 in wgm∆x refer to the crosstalk fault model for 
defect-free interconnects’ pair. On the other hand, for any other values of k > 1 and w > 1 the 
model refers to crosstalk fault model for defective pair of interconnects with under-etching 
defect and in fact, larger values of k and w reflect the severity of the defect level. In contrast, 
for other values of k < 1 and w < 1 the model refers to crosstalk fault model for defective pair of 
interconnects but with over-etching defect. In fact, both under-etching and over-etching 
defects will also have some influences on per-unit-µm values of normal r, l, g, c parasitics of 
both interconnects, because defective parts of the interconnect will have different 
shapes/geometry in comparison to the defect’s free parts of the interconnects. However, the 
latter influences and also over-etching defects are not considered here for convenience. Mutual 
shunt conductance in Figure 3.12 represents actually equivalent non-zero resistive bridging 
fault and certainly allows the leakage of charge from coupling capacitance formed by the 
parallel interconnects. Also note that model takes into account the linear model parameters of 
both aggressor and victim’s drivers and receivers. 
Now, adopting the similar procedure as described in section 3.1 it can be shown that the 
victim’s output from such a model can be written as: 
 ( ) ( )( ) ( )
( )
( ) ( )
1 2
1 4 2 3 1 4 2 3
2 2
op ia ip
T s T s
V s V s V s
TT T T TT T T
= ⋅ + ⋅
− −  
(3.36) 
Whereas, the corresponding aggressor output from the same model is: 
 ( ) ( )( ) ( )
( )
( ) ( )
3 4
1 4 2 3 1 4 2 3
2 2
oa ia ip
T s T s
V s V s V s
TT T T TT T T
− −
= ⋅ + ⋅
− −  
(3.37) 
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The terms Vip(s) and Vop(s) in (3.36) and the terms Via(s) and Voa(s) in (3.37) represent the input 
and output signals of the victim and aggressor respectively in s domain. The fourth order 
approximation of Tj(s) term from the numerators is: 
( ) 2 3 40 1 2 3 4 ; 1, 2, 3, 4.j j j j j jT s t t s t s t s t s j= + + + + =  
Obviously terms tj0 through tj4 are functions of interconnect parameters including the modified 
mutual capacitance and mutual shunt conductance and linear parameters of drivers and 
receivers’. The model has been extended and utilized here for simulation of resistive bridging 
fault, in addition to crosstalk coupling fault, between defective pair of parallel aggressor-victim 
interconnects. Furthermore, unlike the other conventional weak coupling crosstalk model, the 
model considered here is a strong coupling one, implying that any change in aggressor and 
victim signals affects mutually the output of both interconnects through the coupling 
capacitance and mutual shunt conductance.  
Defect’s severity (bridging fault and crosstalk coupling) can be analysed easily once the various 
signal integrity losses are estimated from the transient response of the driver-victim-receiver 
model from (3.36) for any combination of two input signals Via(s) and Vip(s) similar to the 
procedure shown in section 3.1.2 and 3.1.3. 
3.2.2 Experimental simulations and discussions 
A few experimental simulations carried out with the crosstalk fault model that takes into 
account additionally resistive bridging fault besides considering increased coupling capacitance 
between the pair of (defective) aggressor and victim interconnects are presented in this 
section. For all simulation experiments eighth-order of the crosstalk fault model developed 
here is considered and distributed per-unit-µm interconnect RLGC parameters were selected 
from Philips CMOS12 (130nm) technology. Both drivers and receivers’ parameters are also 
taken from corresponding 130nm technology. In addition, simulations were all carried out 
assuming that both aggressor and victim’s drivers are having identical slew rate/strengths. The 
aggressor and victim interconnects’ length L = 200 µm was selected for all simulations. In order 
to validate the model, simulations of defective pair of aggressor victim interconnects are also 
performed with PSPICE. For the crosstalk fault model number of ABCD blocks, i.e. n is 
theoretically infinity, whereas for the validation of our crosstalk fault model corresponding 
PSPICE simulations were performed taking into account n = 20 right-L “RLGC” blocks for 
aggressor and victim interconnects. It has been assumed that for PSPICE simulation out of n = 
20 blocks only six blocks were affected by bad-etching defect, i.e. p = 6, and correspondingly, 
respective coupling capacitances in the defective blocks are k1, k2, …, k6 times of nominal cm, 
where k1, k2, …, k6 are 2.5, 4, 7, 6, 4.5 and 2 respectively.  
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Figure 3.13 Effect of defect on victim’s delay 
Likewise respective mutual shunt conductances in the defective blocks are w1, w2, …, w6 times 
of nominal gm, where w1, w2, …, w6 are 125, 200, 1000, 333.3, 142.8 and 100 respectively. Note 
that for a defect-free interconnects pair the nominal gm was considered to be extremely low 
(roughly of the order of 0.5e-07 Ω-1 per µm, or equivalently 20MΩ per µm resistive bridging) 
which produces practically no leakage of charge from the mutual conductance, whereas the 
selected w coefficients are such that they produce some considerable leakage of charge from 
the mutual conductance in the defective blocks. So, accordingly for our crosstalk fault model 
the distributed mutual capacitance value for all blocks is k*cm, and the distributed mutual shunt 
conductance value for all blocks is w*gm, where k = 2, and w = 95.7 (calculated as per equation 
3.35). The simulation experiment, depicted in Figure 3.13, shows the crosstalk effects on the 
victim line, due to defective and defect-free aggressor- victim interconnects. Notice that in this 
figure for defect-free aggressor-victim interconnects the 50% delay time on victim output 
occurred at 43 ps with the model whereas the same from PSPICE occurred at 47 ps. The 50% 
delay for defective pair of interconnects occurred at 62 ps and 66 ps with the model and PSPICE 
respectively. Note that here, because of the (non-zero) resistive bridging fault victim’s output 
does not finally decay down to zero voltage, instead it remains stagnant at a little higher 
voltage.  
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Figure 3.14 Effect of defect on victim’s glitch 
With the similar defective pair of interconnects, a crosstalk glitch produced when the aggressor 
input is driven by rising transition and victim’s input is driven by static-0 signal is shown in 
Figure 3.14. The crosstalk positive glitch obtained in defect-free pair of interconnects from the 
crosstalk model is approximately 278 mV and it occurs at 24.5 ps, whereas the both from 
PSPICE simulation are respectively 279 mV and 26.5 ps. Similarly, for defective pair of 
aggressor-victim interconnects the crosstalk glitches obtained from our fault model and PSPICE 
are 365 mV, and 355 mV respectively, whereas their occurrences are at 31 ps and 32.7 ps 
respectively. Note that here too, because of the (non-zero) resistive bridging fault victim’s 
output does not finally decay down to zero voltage, instead it remains stagnant at a little higher 
voltage. Also note that both in Figure 3.13 and Figure 3.14 the crosstalk model produces 
victim’s output which is closely overlapping on PSPICE simulation results. 
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Figure 3.15 Effect of defect location on Crosstalk (a) delay (b) glitch 
In Figure 3.13 and Figure 3.14 the six defective blocks were selected in the middle for PSPICE 
simulation results. That means the blocks 8 to 13 out of 20 blocks were selected. Normally, the 
crosstalk glitch height and delay depend on the location of the defect. This is evident from the 
Figure 3.15, which shows the simulation results for various positions of the defect from PSPICE. 
From Figure 3.15 (a), it can be seen that the victim’s output is less delayed when the defect is 
located in the near end side, whereas the victim’s output is more delayed when the same 
defect is located in the middle and far-end side of interconnects respectively. Similarly the 
height of glitch increases as the defect location moves from near side to far end side as shown 
in Figure 3.15 (b). Even though the crosstalk behaviour in defective pair of interconnects 
depends slightly on the defect location, the crosstalk model developed here can be used for 
various analysis of crosstalk effects in defective pair of interconnects as shown in the previous 
as well as in the next simulations of this section. 
Figure 3.16 shows the various crosstalk effects on victim line due to three different defect 
severities. Figure 3.16 (a) shows the influence of defect severity on delay on victim output. The 
delay and final steady value depend on the severity of defect. The more the severity of the 
defect occurs, the more the SI problem. Similarly Figure 3.16 (b) shows the glitch variation due 
to various defects. Depending upon the severity of defect/crosstalk fault the crosstalk glitch can 
reach the value as high as 389 mV even. Figure 3.17 (a) demonstrates that when the aggressor’s 
input is a (skewed) rising transition and the victim’s input is a falling transition, due to crosstalk 
effect the victim’s output is very much delayed and the amount of delay is highly dependent on 
the amount of skew (in this case 2 ps) in aggressor’s input signal and the severity of the fault 
(i.e. electrical effect of the defect), in our example. Here, larger coupling capacitance and 
mutual conductance imply that fault is a severe one. 
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Figure 3.16 Crosstalk delay and glitch on victim due various severities of defect 
Figure 3.17 (b) shows the output of the aggressor and victim interconnects when aggressor is 
always driven by a rising input transition but victim is driven by static “0” and separately also by 
static “1” signal. The corresponding aggressor output and also victim’s outputs are shown in 
both cases. Note that in both cases victim’s output finally settles down to a higher value (either 
above logic low level or above logic high level) which may create functionality 
problem/reliability problem of the device. 
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Figure 3.17 Aggressor and victim’s input and output in presence of bridging fault and crosstalk 
Figure 3.18 (a) shows the effects of three different bridging faults (w = 23.59, 51.959, 95.7) on 
the crosstalk glitch height when coupling capacitance remains unchanged. Note that here 
crosstalk glitch height is not very much changed whereas, the final steady-state values for all 
three waveforms are much above the logic low level, implying that bridging fault has severe 
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effects on the steady-state values of victim’s output waveform. Similarly, in Figure 3.18 (b) the 
behaviour of glitch due to variation in coupling capacitance is depicted. Here the simulation 
shows the coupling capacitance has severe effect on glitch height but not on the final steady 
state value. 
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Figure 3.18 Crosstalk glitch and steady state variation 
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Figure 3.19 (a) Victim’s (50%) delay and (b) crosstalk glitch height for various Cm and gm 
Figures 3.19 (a) and (b) respectively show three dimensional plots of victim’s delay (50%) and 
crosstalk glitch height for different combination of cm and gm values. Particularly this simulation 
gives design engineers a handful insight into the effects of crosstalk behaviour in designing the 
interconnect layout in terms of gap and dielectric material. Similarly the model developed can 
be used for various simulations and can be easily integrated into other design tools and testing 
tools. 
3.3 Effect of crosstalk on single victim due to multiple aggressors 
In general crosstalk fault results from switching of several neighbouring lines that are 
capacitively coupled to the victim net. To study the effect of crosstalk due to multiple 
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aggressors on single victim, here the crosstalk model with the consideration of worst case 
crosstalk patterns has been developed. The model can be used to simulate/analyse various 
effects of crosstalk on glitch, signal delay, speed-up and reliability. This model considers the 
capacitive coupling and conductive coupling besides the couplings with substrate ground. 
3.3.1 Multiple aggressors-single victim crosstalk model 
In this section the crosstalk model of multiple aggressors and single victim interconnect is 
developed by enhancing the model of single aggressor and single victim described in section 3.1 
with the consideration of worst case crosstalk effect. 
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Figure 3.20 Crosstalk model of multiple aggressors and single victim 
Figure 3.20 [Duga 2006] depicts N aggressors (A) and (A´) (here N = 2) and a victim (V) in middle 
of them. We consider all interconnects of length L and having the same parasitics’ values. 
Dividing each interconnect into n number of segments each segment is of length ∆x = L/n. In 
the figure each segment is represented with dotted rectangular box with the transmission line 
parameters r∆x, l∆x, g∆x and c∆x, where r, l, g, and c be the per-unit-length resistance, 
inductance, self conductance and self capacitance respectively of the interconnects. 
Furthermore, across each segment of aggressor and victim, the coupling capacitance cm∆x and 
mutual conductance gm∆x are considered to include crosstalk coupling into our model. Apart 
from the same, the coupling capacitance, cm1∆x and mutual conductance, gm1∆x between two 
aggressors are also considered.  
For the worst case crosstalk input patterns [Nour 2001], the nodes x and x´ are always at same 
voltage level w.r.t. to node y, as all aggressors have the synchronized and identical inputs. 
There is no leakage of signal between the nodes x and x´ through either cm1∆x or gm1∆x. 
Therefore, the presence/effect of them is neglected in this case. This is an added advantage 
because the N aggressors can now be reduced to single aggressor having distributed equivalent 
resistance (r∆x/N), inductance (l∆x/N), self conductance (g∆x*N), and self capacitance (c∆x*N) 
for each segment. Similarly the effective coupling capacitance and mutual conductance is the 
sum of the individual coupling capacitance and mutual conductance between each individual 
aggressor and victim. Therefore, the equivalent mutual conductance and coupling capacitance 
for all aggressors respectively with respect to victim are as: gm∆x*N and cm∆x*N.  
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Figure 3.21 shows the reduced and equivalent single aggressor single victim model of the 
multiple aggressors and single victim depicted in Figure 3.20. The model also takes into account 
both aggressors’ and victim’s drivers and receivers´ loads, besides the consideration of usual 
p.u.l. parameters and coupling parameters.  
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Figure 3.21 Equivalent and reduced crosstalk model for multi aggressor and single victim 
Each ∆x segment can be represented by two port ABCD parameters shown as in Figure 3.22 
[Duga 2006]. Considering the first ABCD block (i.e. first ∆x segment) of both equivalent 
aggressor and victim the output voltages and currents can be represented in terms of input 
voltages and currents using the ABCD model, are as: 
 
( )1 2
1 2
1
1
a a
a a
V Va b a
I Ib
′ ′ ′ +    
= ⋅    ′    
, 
( )1 2
1 2
1
1
p p
p p
V Vab a
I Ib
    + 
= ⋅    
       
 (3.38) 
where, a´ = a/N, b´ = Nb, a = (r + sl)∆x, b = (g + sc)∆x, and r, l, g, c be the per-unit-length 
resistance, self inductance, self conductance and self capacitance (with respect to substrate 
ground) of the distributed right-L “RLGC” model of both interconnects respectively and s be the 
Laplace variable. Now, the aggressor part in (3.38) can be rewritten as follows: 
 
( )1 2
1 2
1
1
a a
a a
NV NVab a
I Ib
 +    
= ⋅    
    
 (3.39) 
From (3.38) and (3.39) with modifications we can write as: 
 
( )1 1 2 2
1 1 2 2
1
1
a p a p
a p a p
NV V NV Vab a
I I I Ib
+ +    + 
= ⋅    + +       
 (3.40) 
 
( ) ( ) ( )1 1 2 2
1 1 2 2
1
1
a p a p
a p a p
N V V N V Vab a
bI NI I NI
   − − + 
   =  
   − −    
 (3.41) 
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Now, applying Kirchhoff’s voltage and current laws at coupling nodes of aggressor and victim 
respectively in Figure 3.21 we have: 
 2 2a a fV V= , 2 2p p fV V=  (3.42) 
 ( )2 2m ma c g a fI I I I= + + , ( )2 2m mp c g p fI I I I= − + +  (3.43) 
Now, the leakage current in s domain, through coupling capacitance (Ncm∆x) and mutual 
conductance (Ngm∆x) can be written as (3.44), assuming that initial values of Va2f (0) and Vp2f (0) 
are both zero. 
 ( ) ( ) ( )2 2m mc g m m a f p fI I g sc x N V V+ = + ∆ ⋅ −  (3.44) 
Now, applying (3.42), (3.43) and (3.44) in matrix equations (3.40) and (3.41) respectively we 
have: 
 ( )1 1 2 2
1 1 2 2
1
1
a p a f p f
a p a f p f
NV V NV Vab a
I I I Ib
+ +    + 
=    + +       
 
(3.45) 
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( )
( ) ( )
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1 1 2 2
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a p a f p fN
Na p a f p f
N V V N V Vad a
dI NI I NI
   − − +    =     − −    
 
(3.46) 
where, dN = ((g+(1+N)gm) + s(c+(1+N)cm))∆x. Note that (3.45) and (3.46) represent respectively 
the modified ABCD models of parallel aggressor-victim of length ∆x in combination mode and 
differential mode. Now, considering n such blocks, the entire combination of aggressor-victim 
interconnects (excluding the driver and receiver) can be modelled as:  
 ( )1 1 (n+1) (n+1)
1 1 (n+1) (n+1)
1
1
n
a p af pf
a p af pf
NV V NV Vab a
I I I Ib
+ +    + 
= ⋅    + +       
 
(3.47) 
 ( ) ( ) ( )1 1 (n+1) (n+1)
1 1 (n+1) (n+1)
1
1
n
a p af pfN
Na p af pf
N V V N V Vad a
dI NI I NI
   − − +
=    
− −       
 
(3.48) 
Now, as n → ∞, the nth power of both ABCD matrices in (3.47) and (3.48) can be computed 
easily as shown in appendix of [Pali 2003].  
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Therefore,  
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with  
( )
( ) ( )( )0
,
r sla abZ r sl g sc
b g sc x
θ
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= = = = + +
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( )
( )( ) ( )( )( )1 1d N m m
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r sl g N g s c N c
x
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∆  
where, Z0 and Zd are respectively the characteristic impedances and similarly θ and γ represent 
the propagation constants in (3.49) and (3.50) respectively.  
From (3.47) and (3.50) we have: 
 ( ) ( ) ( )1 1 1 2a p oa op oa opNV V A NV V A I I+ = + + +  (3.51) 
 ( ) ( ) ( )1 1 3 4a p oa op oa opI I A NV V A I I+ = + + +  (3.52) 
 ( ) ( ) ( )1 1 1 2a p oa op oa opN V V B N V V B I NI− = − + −  (3.53) 
 ( ) ( ) ( )1 1 3 4a p oa op oa opI NI B N V V B I NI− = − + −  (3.54) 
where, A1 = cosh(θL) = A4, A2 = Z0sinh(θL) in (3.51) and A3 = Z0
-1
sinh(θL) in (3.52). Also, B1 = 
cosh(γL) = B4, and B2 = Zdsinh(γL) in (3.53), and B3 = Zd
-1
sinh(γL) in (3.54). Also note that Voa = 
Va(n+1)f and Ioa = Ia(n+1)f represent respectively the voltage across and current into the equivalent 
aggressor (receiver) load NCLa (subscripts ‘a’ and ‘p’ refer to equivalent aggressor and victim 
related terms respectively). Similarly, Vop = Vp(n+1)f and Iop = Ip(n+1)f represent respectively the 
voltage across and current into the victim (receiver) load CLp. Further noting that currents 
entering the receivers are Ioa = sNCLaVoa and Iop = sCLpVop we can rewrite (3.51) and (3.53) as 
follows: 
 ( ) ( ) ( )1 1 1 2 1 2a p La oa Lp opNV V A sA C NV A sA C V+ = + + +  (3.55) 
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 ( ) ( ) ( )1 1 1 2 1 2a p La oa Lp opN V V B sB C NV B sB C NV− = + − +  (3.56) 
From (3.52) and (3.54) we can derive the followings: 
 ( ) ( )1
1
1a oa op
I P V Q V
N
= ⋅ + ⋅
+
, ( ) ( )1
1
1p oa op
I X V Y V
N
= ⋅ + ⋅
+
 (3.57) 
Where, 
 ( ) ( )( )3 3 4 4( ) LaP s N NA B sC NA B= + + + , ( ) ( )( )3 3 4 4( ) LpQ s N A B sC A B= − + −  (3.58) 
 ( ) ( )( )3 3 4 4( ) LaX s N A B sC A B= − + − , ( ) ( )( )3 3 4 4( ) LpY s A NB sC A NB= + + +  (3.59) 
Note that in Figure 3.21, the CMOS driver is modelled as a voltage source driving a resistance 
Rs, and Cs, whereas the CMOS receiver is modelled as a capacitive load CL. Therefore, the ABCD 
models of the drivers of aggressor and victim are respectively as: 
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 (3.60) 
Substituting (3.57) in (3.60) and solving for Va1 and Vp1 yield 
 
( )
1
sa
ia oa op
a
a
RV PV QV
NV
h
 − + 
 =  
(3.61) 
 
( )( )
1
ip sp oa op
p
p
V R XV YV
V
h
− −
=  (3.62) 
Where, ( )1a sa sah sR C= + and ( )1p sp sph sR C= +  
Substituting (3.61) and (3.62) in (3.55) and (3.56) and eliminating the aggressor’s output voltage 
Voa from both equations and substituting (3.61) and (3.62) in (3.55) and (3.56) and eliminating 
the victim’s output voltage Vop from both equations we get: 
 
( ) ( )
( )
( ) ( )
( )
1 2
1 4 2 3 1 4 2 3
1 1
( )op ia ip
N N T s N T s
V s V V
T T T T T T T T
+ +
= ⋅ + ⋅
− −  
(3.63) 
 
( ) ( )
( )
( ) ( )
( )
3 4
1 4 2 3 1 4 2 3
1 1
( )oa ia ip
N N T s N T s
V s V V
T T T T T T T T
− + − +
= ⋅ + ⋅
− −  (3.64) 
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The fourth order approximations of numerators are: 
2 3 4
0 1 2 3 4( ) ; 1, 2, 3, 4.j j j j j jT s t t s t s t s t s j= + + + + =  
Obviously the terms tj0 through tj4 are functions of interconnect, driver and receiver parameters 
and each term is computed by summing one, or more infinite series. The terms Vip and Vop in 
(3.63), and the terms Via and Voa in (3.64) represent the input and output signals of the victim 
and aggressor respectively in s domain. 
3.3.2 Estimation of output signals at receiver end 
The effect of the crosstalk due to coupling through mutual capacitance and resistive bridging 
(mutual conductance) on the output signals at both Aggressors’ and Victim’s receivers can be 
analysed once the transient response of the driver-victim-receiver model is computed from 
(3.63) and (3.64) similar to section 3.1.3. For instance, in case of rising input transition on all 
aggressors’ drivers and Static-0 signal on victim’s driver, i.e. substituting ( )iav s  and ( )ipv s  from  
(3.28) and (3.32) in (3.63) and thereafter by partial fraction method the output voltage at the 
receiver end of the victim line can be written: 
 
( )
( ) ( )
8
01 02
18
1
( ) DD a a iaop
i i
N N V k k kV s
a s s s p
α
α =
 +
= + + ∑ 
+ −  
 (3.65) 
where, ( )1 ,cα t= i.e. reciprocal of time constant, pi with i = 1, 2, 3, …, 8 are the system poles from 
characteristic equation and ( )8 14 44 24 34 .a t t t t= −  Note that because of Static-0 signal at the victim’s 
input the second term in (3.63) vanishes and the voltage appearing at the victim’s receiver side 
is only due to aggressor’s contribution. However, for rising or falling transition on victim’s driver 
input the second term in (3.63) will exist and contribute some effects (similar to right hand side 
term of (3.65)) due to victim input itself. The partial fraction coefficients in (3.65) are calculated 
by residual procedure. Taking the inverse Laplace transform of (3.65) the victim’s output 
voltage at the receiver end is computed as: 
 ( ) ( ) ( )80 01 02
18
1
iDD p tt
p a a ia
i
N N V
V t k k e k e
a
αα −
=
+
= + + ∑  (3.66) 
The equation (3.66) is very important as it reveals much useful information related to the 
severity of crosstalk fault on a quiescent victim. With the equation the variation of glitch on 
victim due to different parameters can be calculated. Crosstalk glitch may cause the 
functionality problem of the device due to logic violations. The glitch height (Vg) is estimated by 
setting dVop(t)/dt = 0, and solving for corresponding t=tg by numerical method and substitution 
tg back into (3.66). However, for rising transitions on all aggressors and Static-1 on the victim 
input if the crosstalk signal height is found to be greater than the upper threshold voltage of 
logic “1” even for small time duration, in that case fault may not cause any functionality 
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problem of the device, but it may harm the reliability of the device in the long run due to 
electro-migration and time dependent dielectric breakdown of the gate oxide layer. 
Crosstalk delay on victim occurs when aggressors and victim are driven by opposite transitions. 
For instance, if all aggressors are driven by rising transition and victim is driven by falling 
transition the output signal at victim is represented as: 
 
( ) ( ) ( ) ( )8 801 02 01 02
1 18 8
1 1
( ) i iDD DDp t p tt top a a ia p p ip
i i
N N V N V
V t k k e k e k k e k e
a a
α αα α− −
= =
+ +
= + + + + +∑ ∑  (3.67) 
In order to test whether multiple aggressors’ crosstalk creates any delay timing violations on 
the victim’s output, the 50% delay time is estimated by setting ( ) 0.5op d ddV t V=  in the left hand side 
of equation (3.67) and solving for t=td using numerical methods. If the estimated delay time is 
greater than the permissible nominal delay, then the crosstalk fault is said to be a cause of 
delay violations.  
3.3.3 Simulations and validation 
Experimental simulations carried out using the crosstalk model are presented in this section by 
considering multiple aggressors and one victim. All simulations are performed using Philips 
CMOS12 (130nm) technology RLGC parameters and interconnects of length 200µm. 
Furthermore, in order to validate our model accuracy we also performed PSPICE simulations 
with 20 ABCD blocks of right-L RLGC model. We found the accuracy of our model is very good as 
the simulations obtained from our model are very closely overlapping with PSPICE simulations. 
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Figure 3.22 Glitch on victim’ output due to multiple rising aggressors 
The Figure 3.22 shows the glitch produced on victim due to a single aggressor alone and due to 
two neighbouring aggressors when the aggressors are excited with rising transition in both 
cases. It can be observed from the simulation that with two neighbouring influence aggressors 
the height of glitch has considerably increased from 278 mV to 440 mV which more likely can 
create crosstalk problems. In defective cases it can even become worse and lead to 
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functionality problems. The figure shows also the simulation results from PSPICE for same 
parameter values. From figure it is evident that accuracy of the model for the calculation of 
worst case influence of multiple aggressors is very close to the PSPICE simulation results as they 
largely overlap on PSPICE simulation result. The Figure 3.22 (b) shows the influence of worst-
case crosstalk for different number of multiple aggressors. From the figure it can be seen that 
the glitch can reach the value as high as 620 mV even when four aggressors simultaneously 
induce the crosstalk on one victim. In figure the simulations results from PSPICE were also 
depicted for the respective number of aggressors. 
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Figure 3.23 Delay on victim due to worst-case crosstalk effect 
Now, the influences of worst case crosstalk on the timing behaviour of transitions on victim are 
showed in Figure 3.23. The figure depicts the delays produced on victim due to crosstalk when 
aggressors are driven by simultaneous opposite transitions. Figure 3.23 (a) depicts the outputs 
of victim net when victim is influenced by single aggressor and two aggressors. In this case the 
victim and aggressors are driven by rising and falling transitions respectively. Note that here the 
output signal on victim due to influence of two aggressors is delayed approximately 25 ps 
compared to the signal with single aggressor. The delay on victim depends both on the rising 
time of the aggressors signals and strength of the drivers. The figure shows also the simulation 
results from PSPICE for same parameter values. The large overlapping of the outputs both from 
PSPICE and the model shows the accuracy of the model itself. The Figure 3.23 (b) shows the 
influence of worst case crosstalk on delay for different number of multiple aggressors. From the 
figure it can be observed that the delay increases considerably as the number of influencing 
aggressors increase. 
The influence of transition time (on two aggressors) and the length of interconnects running 
parallel on crosstalk glitch and delay is shown in Figure 3.24 (a) and (b). From the Figure 3.24 (a) 
it is clear that glitch on the victim’s output signal increases almost linearly with the increasing 
length and decreasing rising time and can be as large as 0.64V. From the Figure 3.24 (b) it can 
be also observed the delay is increasing with the increase in length but almost constant with 
the change in transition time on aggressors for a constant length. But as discussed earlier the 
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same amount of delay produces more crosstalk effects with higher clock frequencies. Similarly, 
with the model one can simulate the effects of crosstalk on victim’s output for various drivers’ 
strengths and receivers’ loads. All the above simulations provide the design and test engineers 
a good insight about the influence of various parameters on crosstalk behaviour in designing 
the interconnect layout in terms of gap and dielectric material. 
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Figure 3.24 Variation of glitch and delay due to various lengths and transition times in worst-case 
crosstalk 
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4  Test Pattern Generation using modified PODEM 
Testing each manufactured device is necessary to ensure its quality. Testing requires effective 
input patterns which distinguish the output behaviour between faulty and fault-free circuits. 
The objective of automatic test pattern generation (ATPG) for crosstalk faults is to obtain a set 
of test vectors (input stimuli) that should be applied to the primary input(s) (PI) of fabricated IC 
to detect the defects that could occur in the manufacturing process as well as the functionality 
problems of the device manifested by the fast transitions in the adjacent interconnects.  
As discussed in section 3.1.4, there are four types of crosstalk faults. But the two critical types 
of crosstalk faults considered in the test generation process are: crosstalk induced pulse and 
crosstalk induced delay. In the first case, a fast switching aggressor can induce a short pulse 
onto a static victim. In the second case, a strong aggressor can induce delay in the oppositely 
excited victim. The two crosstalk effects are shown in Figure 4.1 [Duga 2008(a)]. If the induced 
noise on victim is above the threshold voltage in the first case or if the induced delay is more 
than permissible in the second case, they may lead to logic failures or functionality problems in 
the adjacent gates or flip-flops, or at the outputs of the circuit. Because of the high aspect 
ratios, interconnects’ layout has become significant problem in current integrated circuit 
design. This problem is further aggravated by variations in the fabrication process [Zach 2003]. 
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Figure 4.1 Major crosstalk effects on victim due to transition on aggressor 
4.1 Problem statement 
The problem of generating test patterns for crosstalk faults between aggressor and victim has 
been divided into two aspects. The first one is to find the suitable input test vectors, which will 
excite the aggressor with the desired transition. The second one is also to find the suitable 
input test vectors, which will excite the victim with required signal and moreover the input 
vector should also propagate the fault effect on victim to at least one primary output (PO) as 
shown in Figure 4.2 [Duga 2008(a)]. Then the common vector which excites both aggressor and 
victim and propagates the fault effect on victim to at least one PO is determined. For instance, 
in order to determine the test vectors for crosstalk positive glitch on the victim line, one has to 
apply the input stimuli such that both aggressor and victim are excited respectively with rising 
transition (RT) and static-0 (S0) signals. This, in turn, will produce a positive glitch (PG) on the 
62 
 
Test Pattern Generation Using Modified PODEM 
victim line in presence of sufficient coupling between the concerned aggressor and victim lines. 
The selected input patterns should also be capable of propagating this fault effect (positive 
glitch) on victim line to at least one PO. So, the objective of the test generation is to find the 
similar input stimuli which will generate various fault effects on victim (negative glitch (NG), 
delayed rising (DR), delayed falling (DF), etc.) as described in Table 4.1 and propagate the fault 
effects to at least one PO. 
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Figure 4.2 Concept of crosstalk TPG 
 
Table 4.1 Different types of considered crosstalk faults 
Transition on 
Aggressor 
Transition on Victim 
Crosstalk effect on 
Victim 
RT S0 PG 
RT FT DF 
FT S1 NG 
FT RT DR 
 
4.2 TPG for crosstalk faults between single aggressor and single victim 
PODEM is a well known algorithm to generate test patterns for stuck-at faults. For the given 
fault, the algorithm excites the fault and sensitizes a path to one primary output. We propose 
here a new structural algorithm based on modified PODEM algorithm to generate test patterns 
for crosstalk faults. Crosstalk faults are transition faults unlike the stuck-at faults. To detect 
crosstalk faults, certain signal transitions are required at primary inputs so that the aggressor 
and victim can be excited suitably. To represent the input signal transitions and crosstalk 
affected internal signal transitions a new logic representation has been proposed. 
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 Eight-valued logic 
From Table 4.1 it is clearly observed that there are eight possible logics for the internal gates of 
a circuit. To represent the transitions we have developed an Eight-valued logic which can 
assume any value from S0 (static 0), S1 (static 1), RT (rising transition), FT (falling transition), PG 
(positive glitch), NG (negative glitch), DR (delayed rising) and DF (delayed falling). The truth 
tables for all gates using the eight-valued logic have been developed. For illustrations, the truth 
tables for AND, OR, XOR, and NOT gates are shown in Figure 4.3 [Duga 2008(a)]. Note that the 
PIs can have only four states S0, S1, RT, and FT, whereas the inputs and outputs of internal 
gates and also the POs can have anyone of the Eight-valued logic. 
S0S0 S0 S0S0 S0 S0S0
S1S0 RT PGFT NG DFDR
RTS0 RT PGS0 DR PGDR
FTS0 S0 S0FT FT FTS0
PGS0 PG PGS0 S0 PGS0
NGS0 DR S0FT NG FTDR
DRS0 DR S0S0 DR S0DR
DFS0 PG PGFT FT DFS0
S0
S1
RT
FT
PG
NG
DR
DF
S1S0 RT PGFT NG DFDRAN
D
          
S1S0 RT PGFT NG DFDR
S1S1 S1 S1S1 S1 S1S1
S1RT RT RTS1 S1 S1RT
S1FT S1 DFFT NG DFNG
S1PG RT PGDF S1 DFRT
S1NG S1 S1NG NG S1NG
S1DR RT RTNG NG S1DR
S1DF S1 DFDF S1 DFS1
S0
S1
RT
FT
PG
NG
DR
DF
S1S0 RT PGFT NG DFDROR
 
(a)              (b) 
S1S0 RT PGFT NG DFDR
S0S1 FT NGRT PG DRDF
FTRT S0 DRS1 DF NGPG
RTFT S1 DFS0 DR PGNG
NGPG DR S0DF S1 FTRT
PGNG DF S1DR S0 RTFT
DFDR PG RTNG FT S1S0
DRDF NG FTPG RT S0S1
S0
S1
RT
FT
PG
NG
DR
DF
S1S0 RT PGFT NG DFDRXO
R
                        
S1
S0
FT
RT
NG
PG
DF
DR
S0
S1
RT
FT
PG
NG
DR
DF
NOT
 
            (c)      (d) 
Figure 4.3 Truth tables for two-input AND, OR, and XOR gates and single-input NOT gate using eight-
valued logic 
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The Figure 4.4 and Figure 4.5 show the same output response caused by two different types of 
faults. The first one is due to the hazard generated because of the gate delay fault and the 
second one is due to the crosstalk influence between the nets. The logic tables in Figure 4.3 are 
developed based on zero delay gates explicitely to emphasize the crosstalk faults. With this 
assumption it is assured that when a fault is generated it is due to crosstalk and this crosstalk 
fault is propagated to any primary output with the generated test pattern. 
RT
FT
DR
Hazard  
Figure 4.4 Effect of hazard due to gate delay fault 
RT
FT
DR
PGS0  
Figure 4.5 Effect of crosstalk due to electrical coupling 
4.2.1 Test generation procedure 
As PODEM usually generates test patterns with single logic vector, to use PODEM for testing 
crosstalk faults the test pattern generation procedure has been divided into two parts - as 
before transition and after transition. For example the rising transition is defined as logic ‘0’ 
signal before transition and a logic ‘1’ signal after transition as shown in Figure 4.6.  
Rising transition
before transition
after transition
1
0
before transition
after transition
Falling transition
0
1
 
Figure 4.6 Splitting the transition 
Likewise, the falling transition is defined as logic ‘1’ signal before transition and logic ‘0’ signal 
after transition. The logic values of all four input transitions (before and after transition) are 
shown in Table 4.2.  
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Table 4.2 Transition splitting table 
1
0
0
1
Before
transition
After
transition
(S0)
(S1)
(FT)
(RT)
Actual
transition
0
1
0
1  
Figure 4.7 describes the procedure to generate test patterns for crosstalk faults by the 
proposed algorithm. Initially, we find test vectors only to excite the corresponding logic for 
aggressor. For example, in case of rising transition at aggressor we need logic ‘0’ for before 
transition and logic ‘1’ for after transition. Therefore, we find vectors for excitation of both logic 
‘0’ and logic ‘1’ at aggressor separately. Thereafter, we find the test vectors separately for both 
excitation of the required signals and propagation of the crosstalk effect on victim to at least 
one PO. Later, we find the common vectors separately for before transition and after transition. 
Finally, we combine them to get a transition test vector which excites both transitions at 
aggressor and victim and propagates the crosstalk fault, if any produced on victim, to a PO. The 
proposed algorithm generates test patterns for a given crosstalk fault list. The fault list contains 
a set of aggressors and victims which are more sensitive to crosstalk problems. We consider 
each set from the list and the test patterns for all sets are generated. Usually, the fault list is 
generated using either RC extraction tool or Static Timing Analysis (STA) tool. However, for 
purpose of simulations in this thesis we have selected the aggressor and victim randomly. 
After transition 
common vector
Before transition 
common vector
Crosstalk 
test vector
Vectors to 
excite 
logic-0 or 1
Vectors to 
excite and 
propagate the 
effect to a PO
AGGRESSOR VICTIM
0   1
1   0
RT
FT
0   0
1   1
S0
S1
0   1
1   0
RT
FT
Vectors to 
excite 
logic-1 or 0 
Vectors to 
excite and 
propagate the 
effect to a PO
 
Figure 4.7 TPG procedure for crosstalk fault 
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Let us discuss how the proposed algorithm generates test vector for a crosstalk glitch generated 
by taking the ISCAS-85 C17 benchmark circuit shown in Figure 4.8. The line ‘i' is assumed to act 
as an aggressor and the line ‘h' is assumed to act as a victim. In order to test for a positive glitch 
on victim line a RT on aggressor and a S0 signal on victim are required. Our aim is to find a 
transition vector at PIs which excites the aggressor with RT and the victim with S0 signal and 
also propagates the glitch, if any produced on victim, to a PO. This was performed by dividing 
the transitions into two parts - as before transition and after transition.  
g2
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g5 Y
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e
d
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b
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victim
 
Figure 4.8 ISCAS-85 C17 benchmark circuit 
Let us first find the suitable vectors for victim. To excite victim with S0, we need to excite the 
victim with logic ‘0’ for both before and after transition. This means we need to find the vectors 
suitable to excite victim with logic ‘0’ and propagate the effect on victim to a PO. Those vectors 
can be found by PODEM if we assume that victim has a s-a-1 fault. Then PODEM tries to find 
the vector to excite victim with logic ‘0’ and propagate the effect on victim to a PO. This is what 
we indirectly need to excite victim with S0. Let us see first how PODEM finds the test vector for 
a s-a-1 fault at victim ‘h'. Generally PODEM has four basic steps that we label: objective, 
backtrace, implication, and D-frontier. These steps are as follows: 
1. Pick an objective to set a node to a value. Start with the fault origin as an objective and 
set all other nodes to 'X'. 
2. Backtrace to a PI and set it to a value that will help to meet the objective. 
3. Simulate the circuit graph to calculate the effect of fixing the value of the PI (this step is 
called implication). If there is no possibility of sensitizing a path to a PO, then retry by 
reversing the value of the PI that was set in step 2 and simulate again. 
4. Update the D-frontier and return to step 1. Stop if the D-frontier reaches a PO. 
Table 4.3 Procedure to find test vector for s-a-1 fault at net ‘h’ 
Iteration Objective Backtrace Implication D-frontier 
1 h = 0 b = 1   
2 h =0 d = 0 g = 1, h = 0  
3 f = 1 a = 0 f = 1 G6 
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The procedure to find the test vector for s-a-1 fault at ‘h' as follows (see Table 4.3) 
• We start with activation of the fault as our objective ‘h' = '0'. We backtrace to ‘b' and set 
‘b' = '1'. Since ‘g' is still 'X', implication gives us no further information. We have no D-
frontier to update.  
• The objective is unchanged, but this time we backtrace to ‘d' and set ‘d' = ‘1’. 
Implication gives us ‘g'= ‘1’ and thus ‘h' = ‘0’. The initial objective is achieved.  
• We set ‘f' = '1' as our objective in order to propagate the fault through gate G6. So the 
D-frontier is G6.We can backtrace to ‘a' or ‘c'. We set ‘a' = ‘0’. Implication gives us ‘f' = 
'1'. Further implication gives us Z = D  and thus we have propagated the D-frontier to a 
PO.  
To produce logic-0 on victim (‘h') and also to propagate the effect on victim to a PO the 
required vector has been found as ‘01X0X’ for PIs ‘a', ‘b', ‘c', ‘d', and ‘e' respectively. Similarly 
when we backtrace to ‘c' instead of ‘d' in step 2 and set ‘c' = ‘0’ we get the test vector as 
‘X10XX’ for PIs ‘a', ‘b', ‘c', ‘d', and ‘e' respectively. 
 
Figure 4.9 TPG for crosstalk glitch generated on victim h due to aggressor i in circuit C17. 
To excite aggressor with logic-0 the vector ‘XXX01’ or ‘XX0X1’ is required at PIs ‘a', ‘b', ‘c', ‘d', 
and ‘e' respectively. Similarly, to excite aggressor with logic-1 the vectors ‘XX11X’ or ‘XXXX0’ are 
required at PIs ‘a', ‘b', ‘c', ‘d', and ‘e' respectively. Now the common vector for before transition 
could be found with the intersection of vectors to excite victim with logic-0 and the vectors to 
excite aggressor with logic-0. For example with the intersection of ‘XX0X1’ and ‘X00XX’, the 
common vector ‘00001’ excites both aggressor and victim with logic-0. Similarly with the 
intersection of ‘XXXX0’ and ‘01X0X’, the common vector ‘01000’ excites aggressor with logic-1 
and victim with logic-0 and also propagates the crosstalk effect on victim to primary output. 
The common vectors for before transition and after transition are found to be ‘01001’ and 
‘01000’ respectively as shown in Figure 4.9.  
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Figure 4.10 Crosstalk glitch effect due to aggressor i on victim h in circuit C17 
Then the common vectors are appended to get the final transition vector as ‘S0 S1 S0 S0 FT’. 
This means that when we apply this transition vector at PIs, it will excite aggressor with RT and 
victim with S0 and also propagates the effect on victim to a PO (‘Z'). For this case the outputs of 
all gates in fault free/faulty case are depicted in Figure 4.10. Similarly, we can determine all test 
patterns for the given set of aggressors and victims to test for glitches induced due to crosstalk. 
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Figure 4.11 Glitch circuit model 
To validate the test vector we need to inject the glitch manually in the circuit. For the glitch 
generation we have developed a glitch generator whose circuit diagram is shown in Figure 4.11. 
Initially, the glitch model behaviour is simulated for all combinations of signals on aggressor and 
victim. The simulation results are depicted in Figure 4.12. From the simulation results it can be 
observed that the positive glitch has been generated on victim when the aggressor is driven by 
rising transition and the victim is driven by static-0. Similarly the negative glitch is generated on 
victim when the aggressor is driven by falling transition and the victim is driven by static-1 
signal. The glitch instances are highlighted with the dotted eclipses in Figure 4.12. Note that 
here the width of the glitch is the time period of the clock signal applied. For all other 
combinations the victim output is unchanged. The glitch model has been used for the 
verification of the generated test vectors for crosstalk glitches. 
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Figure 4.12 Simulation results of glitch model 
The final transition test vector generated for the combination of aggressor ‘i' and victim ‘h' in 
the C17 circuit is verified by inserting the glitch model as shown in Figure 4.13. The circuit with 
injected fault is applied with the generated test vector and is simulated with XILINX simulator. 
The simulation results are shown in Figure 4.14. From the figure it is observed that the given 
input test vector ‘S0 S1 S0 S0 FT’ excites aggressor ‘i' with rising transition and victim ‘h' with 
static-0 signal and also propagates the positive glitch generated on victim to primary output ‘Z’ 
as a negative glitch. Similarly, the algorithm finds test patterns for all the crosstalk glitches in 
the fault list. 
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Figure 4.13 C17 circuit with injected glitch fault 
 
 
Figure 4.14 Simulations with insertion of glitch model into C17 circuit 
Similarly, one can also apply the algorithm to generate test patterns for crosstalk delays. With 
the same circuit C17, we will discuss how the proposed algorithm generates test pattern to test 
the crosstalk delay effect between interconnects ‘i’ and ‘h’. Now, assume that the line ‘i’ acts as 
an aggressor and the line ‘h’ as a victim in Figure 4.8. In order to produce a crosstalk delay on 
victim line a RT on aggressor and a FT on victim are required. Our aim is to find a transition 
70 
 
Test Pattern Generation Using Modified PODEM 
vector at PIs which excite the aggressor with RT and the victim with FT and also propagates the 
delay effect due to crosstalk on victim to a PO. 
 
Figure 4.15 TPG for crosstalk delay produced on victim ‘h’ due to aggressor ‘i’ in circuit C17. 
To excite aggressor with rising transition we need logic-0 before transition and logic-1 after 
transition. To excite aggressor with logic-0 the vector ‘XXX01’ or ‘XX0X1’ is required at PIs ‘a', 
‘b', ‘c', ‘d', and ‘e' respectively. Similarly, to excite aggressor with logic-1 the vector ‘XXXX0’ or 
‘XX11X’ is required at PIs ‘a', ‘b', ‘c', ‘d', and ‘e' respectively. Next the algorithm determines test 
vectors to excite victim with FT and to propagate the crosstalk effect on victim to a PO. For FT 
on victim we need logic-1 before transition and logic-0 after transition. To excite victim (h) with 
logic-1 and also to propagate the effect on victim to a PO the required vector has been found as 
‘00XXX’ or ‘X00XX’ for PIs ‘a', ‘b', ‘c', ‘d', and ‘e' respectively. To produce logic-0 on victim (h) 
and also to propagate the effect on victim to a PO the required vectors have been found as 
‘X10XX’ or ‘01X0X’ at PIs ‘a', ‘b', ‘c', ‘d', and ‘e' respectively. 
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Figure 4.16 Crosstalk delay effect due to aggressor ‘i’ on victim ‘h’ in circuit C17. 
Now, the common vectors for before transition and after transition are found to be ‘00001’ and 
‘01000’ respectively. The common vectors are appended to get the final transition vector as ‘S0 
RT S0 S0 FT’. This means that when we apply this transition vector at PIs, it will excite aggressor 
with RT and victim with FT and also propagates the crosstalk delay effect on victim to a PO (z). 
For this case the outputs of all gates in fault free/faulty case are depicted in Figure 4.16. 
Similarly, we determine all test patterns for the given set of aggressors and victims to test the 
crosstalk delay faults. 
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Figure 4.17 Delay circuit model 
Again for validation of the proposed algorithm we have developed a delay model shown in 
Figure 4.17. The delay model behaviour is simulated for all combinations of signals on aggressor 
and victim. The simulation results are depicted in Figure 4.18. From the simulation results it can 
be observed that the delay has been generated on victim when the aggressor and victim are 
driven by opposite transitions. For example when the aggressor is driven by rising transition 
and victim is driven by falling transition the victim output is delayed to simulate the crosstalk 
effect. Similarly, when the aggressor is driven with falling transition and victim is driven with 
rising transition the victim output also delayed. The delay instances are highlighted with the 
dotted eclipses in Figure 4.18. For all other combinations the victim output is unchanged. The 
delay model has been used for the verification of the generated test vectors for crosstalk 
delays.  
 
Figure 4.18 Simulation results of delay model 
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Figure 4.19 C17 circuit with injected delay fault 
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For testing purpose the fault has been injected manually using the delay model for crosstalk 
delay generation in case of aggressor driven by rising transition and victim driven by falling 
transition. With the insertion of delay model at victim in C17 as shown in Figure 4.19, the circuit 
is simulated using XILINX simulator for input stimuli generated by our algorithm. The input and 
output waveforms simulated are shown in Figure 4.20. From the figure it is observed that the 
given input test vector ‘S0 RT S0 S0 FT’ excites aggressor ‘i’ with rising transition and victim ‘h’ 
with falling transition and also propagates the crosstalk delay produced on victim to the 
primary output ‘Z’ as rising delay also as negative glitch to the output ‘Y’.  
 
Figure 4.20 Simulations with insertion of delay model into C17 circuit 
Similarly the ATPG runs have been carried out for different ISCAS 85 benchmark circuits for 
different crosstalk faults with the maximum backtrack limit of 100 and 1000. The details of all 
considered benchmark circuits are shown in Table 4.4. The simulation results for four different 
types of crosstalk faults PG, NG, DR and DF are shown in Table 4.5, Table 4.6, Table 4.7 and 
Table 4.8 respectively. For simulation purpose the aggressor and victim combinations are 
selected whose levels in the respective circuit are same. Note that as mentioned earlier for the 
real-world applications the combinations shall be taken from either RC extraction or STA tools.  
Table 4.4 ISCAS 85 benchmark circuit details 
circuit # PIs #POs #Gates #Interconnects 
c17 5 2 6 11 
C432 36 7 245 281 
C499 41 32 554 595 
C880 60 26 545 605 
C1355 41 32 554 595 
C1908 33 25 882 915 
C2670 233 140 1785 2018 
C3540 50 22 2082 2132 
C5315 178 123 2296 2474 
C6288 32 32 4800 4832 
C7552 207 108 5679 5886 
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The fault coverage shown in tables is calculated based on the equation 4.1.  
 
#  *100
#Ag-Vi combinations
TPG foundFC =  4.1  
 
Table 4.5 TPG simulation results for PG 
circuit # Ag-Vi combinations 
# TPG found Fault coverage (%) 
Backtrack 
limit 100 
Backtrack 
limit 1000 
Backtrack 
limit 100 
Backtrack 
limit 1000 
c17 3 3 3 100 100 
C432 1870 1487 1601 79.51 85.61 
C499 4034 2024 2302 50.17 57.06 
C880 8477 7139 7406 84.21 87.36 
C1355 17498 10044 10612 57.40 60.64 
C1908 34292 24186 25930 70.52 75.61 
C2670 78531 69484 70985 88.47 90.39 
C3540 134009 92511 102356 69.03 76.37 
C5315 295187 288628 291312 97.77 98.68 
C6288 114980 63803 69379 55.49 60.34 
C7552 660677 520514 527317 78.78 79.81 
 
Table 4.6 TPG simulation results for NG 
circuit # Ag-Vi combinations 
# TPG found Fault coverage (%) 
Backtrack 
limit 100 
Backtrack 
limit 1000 
Backtrack 
limit 100 
Backtrack 
limit 1000 
c17 3 3 3 100 100 
C432 1870 1511 1612 80.80 86.20 
C499 4034 2220 2274 55.03 56.37 
C880 8477 7438 7700 87.74 90.83 
C1355 17498 5436 6702 31.06 38.30 
C1908 34292 23741 25690 69.23 74.91 
C2670 78531 70490 71993 89.76 91.67 
C3540 134009 75040 78813 55.99 58.81 
C5315 295187 290401 292243 98.37 99.00 
C6288 114980 61673 75067 53.63 65.28 
C7552 660677 546927 556253 82.78 84.19 
 
 
74 
 
Test Pattern Generation Using Modified PODEM 
 
Table 4.7 TPG simulation results for DR 
circuit # Ag-Vi combinations 
# TPG found Fault coverage (%) 
Backtrack 
limit 100 
Backtrack 
limit 1000 
Backtrack 
limit 100 
Backtrack 
limit 1000 
c17 3 3 3 100 100 
C432 1870 1511 1620 80.80 86.63 
C499 4034 2606 2716 64.60 67.32 
C880 8477 7482 7722 88.26 91.09 
C1355 17498 6158 7490 35.19 42.80 
C1908 34292 23517 25500 68.57 74.36 
C2670 78531 71514 73011 91.06 92.97 
C3540 134009 107708 111211 80.37 82.98 
C5315 295187 291082 292933 98.60 99.23 
C6288 114980 62574 75918 54.42 66.02 
C7552 660677 551469 560482 83.47 84.83 
 
 
Table 4.8 TPG simulation results for DF 
circuit # Ag-Vi combinations 
# TPG found Fault coverage (%) 
Backtrack 
limit 100 
Backtrack 
limit 1000 
Backtrack 
limit 100 
Backtrack 
limit 1000 
c17 3 3 3 100 100 
C432 1870 1509 1608 80.69 85.98 
C499 4034 1738 2044 43.08 50.66 
C880 8477 7056 7332 83.23 86.49 
C1355 17498 13008 13506 74.33 77.18 
C1908 34292 25124 26901 73.26 78.44 
C2670 78531 69203 70724 88.12 90.05 
C3540 134009 91727 101473 68.44 75.72 
C5315 295187 287786 290475 97.49 98.40 
C6288 114980 59833 66286 52.03 57.65 
C7552 660677 517885 525007 78.38 79.46 
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4.2.2 Crosstalk fault model 
Fault simulation is one important process in evaluating the quality of a test set. Because of its 
lower complexity it is also incorporated in ATPG for test generation. The basic fault simulation 
concept is comparing the output of faulty circuit with fault free circuit as shown in Figure 4.21. 
Fault simulation is very helpful in determining the fault coverage of a test set, constructing fault 
dictionaries and analysing the behaviour of faulty systems [Bush 2002].  
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faults
Undetected 
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Test set
 
Figure 4.21 Fault simulation concept 
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Figure 4.22 Crosstalk fault model for glitch and delay insertion 
Basically for a fault simulation, the three major things required are the circuit description, test 
set and fault model. The fault model is necessary to emulate the fault. In this section a simple 
crosstalk fault model is developed using both the glitch and delay models from the previous 
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section 0. The circuit diagram of the model is shown in Figure 4.22. The goal of the model is to 
generate the output as shown in Table 4.1 when the victim is affected by aggressor due to 
crosstalk influence. For all the other combinations the model output is equal to that of the 
victim. The complete truth table is shown in Table 4.9. The complete Verilog description of the 
fault model is given in appendix 8.2. The simulation results of the fault model for all 
combinations are shown in Figure 4.23. From the simulation results it is observed that the fault 
model generates output of the victim with crosstalk influence according to the truth table. 
Table 4.9 Truth table of crosstalk fault model 
Transition on 
Aggressor 
Transition on Victim Fault model output 
RT S0 PG 
RT FT DF 
RT S1 S1 
RT RT RT 
FT S1 NG 
FT RT DR 
FT S0 S0 
FT FT FT 
 
 
Figure 4.23 Simulation results of crosstalk fault model 
4.2.3 Automatic crosstalk fault model insertion 
Emulating a fault in a circuit means inserting the faulty behaviour in the circuit description. 
Inserting manually for each fault is a tedious and time consuming process and mostly it is error 
prone. It is important to insert the fault from the list of faults automatically in the circuit for 
testing the fault detection capability of the test set. For inserting a crosstalk fault in the Verilog 
description of a circuit given the aggressor and victim, an algorithm has been developed as 
shown in Figure 4.24. 
Add ‘clk’ in the module parameter list 
Add ‘clk’ in the input parameter list 
Add ‘vout’ in the wire list 
Insert the instantiation of crosstalk fault entity with the given aggressor and 
victim 
Replace all instances of victim inputs with ‘vout’ 
Figure 4.24 Algorithm for crosstalk fault model insertion 
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Table 4.10 The verilog description of C17 before and after insertion of crosstalk fault 
Fault-free C17 circuit Faulty C17 circuit 
module C17 (N1GAT_0, N2GAT_1, N3GAT_2, N6GAT_3, 
N7GAT_4, N22GAT_10, N23GAT_9) 
 
input N1GAT_0, N2GAT_1, N3GAT_2, N6GAT_3, N7GAT_4; 
output N22GAT_10, N23GAT_9; 
wire N11GAT_5, N10GAT_6, N19GAT_7, N16GAT_8; 
 
 
 
nand g1 (N11GAT_5, N6GAT_3, N3GAT_2); 
nand g2 (N10GAT_6, N3GAT_2, N1GAT_0); 
nand g3 (N19GAT_7, N7GAT_4, N11GAT_5); 
nand g4 (N16GAT_8, N11GAT_5, N2GAT_1); 
nand g5 (N23GAT_9, N19GAT_7, N16GAT_8); 
nand g6 (N22GAT_10, N16GAT_8, N10GAT_6); 
 
endmodule 
module C17 (N1GAT_0, N2GAT_1, N3GAT_2, N6GAT_3, 
N7GAT_4, N22GAT_10, N23GAT_9, clk); 
 
input N1GAT_0, N2GAT_1, N3GAT_2, N6GAT_3, N7GAT_4, clk; 
output N22GAT_10, N23GAT_9; 
wire N11GAT_5, N10GAT_6, N19GAT_7, N16GAT_8, vout; 
 
crosstalk_ent cross1 (N16GAT_8, N19GAT_7, clk, vout); 
 
nand g1 (N11GAT_5, N6GAT_3, N3GAT_2); 
nand g2 (N10GAT_6, N3GAT_2, N1GAT_0); 
nand g3 (N19GAT_7, N7GAT_4, N11GAT_5); 
nand g4 (N16GAT_8, N11GAT_5, N2GAT_1); 
nand g5 (N23GAT_9, N19GAT_7, vout); 
nand g6 (N22GAT_10, vout, N10GAT_6); 
 
endmodule 
 
 
(a) 
 
(b) 
Figure 4.25 Simulation results of (a) fault-free and (b) faulty C17 circuit 
The principle of the crosstalk fault model insertion algorithm is clearly illustrated in Table 4.10 
for the Verilog description of ISCAS-85 C17 circuit. The table shows the description of fault-free 
circuit on left side and the crosstalk faulty behaviour inserted for given aggressor N19GAT_7 
and victim N16GAT_8 on the right side. With the generated test patterns for all crosstalk faults 
(PG, NG, DR and DF), the fault-free and faulty circuits are simulated. The simulation results for 
both fault-free and faulty circuits are shown in Figure 4.25. For simulation purpose the output 
of crosstalk fault model is also shown in simulation results. From the simulation results it is 
clearly observed that the fault is excited in fault model and the fault is propagated to at least 
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one PO of the circuit. All the four types of crosstalk faults are highlighted with dotted eclipses in 
the figure. 
 
(a) 
 
(b) 
Figure 4.26 Simulation results of (a) fault-free and (b) faulty C499 circuit 
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Similarly the simulation is also carried out for a reasonably bigger ISCAS 85 circuit C499 for 
given aggressor NXC7_51 and victim NXA9_61. The simulation results are shown in Figure 4.26. 
Only the outputs of both fault-free and faulty circuits are shown in the figure but not the input 
signals. 
4.3 TPG for worst case crosstalk fault on victim due to multiple aggressors 
The effect of worst case crosstalk on victim due to multiple aggressors is shown in section 3.3 of 
chapter 3. Here, the generation of test vectors to test these worst case crosstalk faults on a 
single victim due to multiple aggressors is discussed. The basic idea can be understood by 
looking at the concept shown in Figure 4.27 and Table 4.11. Take two aggressors and one victim 
as shown in figure. The crosstalk effect on victim is influenced by both transitions on A1 and A2. 
For example if both the aggressors are excited with rising transitions the crosstalk effect on 
victim is increased when compared to the crosstalk effect on victim due to single aggressor 
either A1 or A2. Similarly when both aggressors are excited with opposite transitions the 
crosstalk effect is reduced when compared to the effect due to single aggressor.  
A1
Vi
A2  
Figure 4.27 Basic idea of TPG for multiple aggressor and single victim 
Table 4.11 Comparison of effect on victim due to multiple aggressors 
Transition on A1 Transition on A2 
Effect on victim in comparison to 
effect due to A1 or A2 alone 
RT RT increased 
RT FT reduced 
RT or FT S0 or S1 unchanged 
FT FT increased 
FT RT reduced 
S0 or S1 RT or FT unchanged 
 
The basic principle in generating the test patterns for multiple aggressors and single victim is 
that the given test vector must excite as many aggressors as possible with similar transition to 
induce the crosstalk effect on victim and as less aggressors as possible with the opposite 
transition, which minimizes the crosstalk effect. Take a simple example shown in Figure 4.28 to 
explain the test pattern generation procedure. The circuit shown in figure has three inputs (‘a', 
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‘b', and ‘c') and two outputs (‘y', and ‘z'). Consider the net ‘f' as victim and the other internal 
nets ‘d', ‘e', and ‘g' as aggressors.  The coupling capacitances of aggressors d, e, and g with the 
victim ‘f' are C2, C1, and C3 respectively. Assume that C2 < C3 < C1 to measure the crosstalk 
influence factor.  
From the modified PODEM algorithm we get the test vector ‘XX1’ to excite victim with logic ‘0’ 
and propagates any fault effect on victim to the output ‘z'. Now our aim is to excite as many 
aggressors as possible by assigning values to ‘X’ in the test vector. Let first assign ‘1’ to ‘X’ it will 
become ‘111’. When we apply this vector to the inputs of the circuit, all the aggressors ‘d', ‘e' 
and ‘g' will be excited with logic ‘0’. Now the next step is to make transition on aggressor from 
logic ‘0’ to logic ‘1’. This will be achieved when we assign logic ‘0’ in place of ‘X’ in the test 
vector. That means when vector ‘001’ is applied after vector ‘111’, they will excite all the 
aggressors with rising transition and victim with static-0 and will also propagate the effect of 
aggressors on victim to the output ‘z'. As all three aggressors are excited with RT maximum 
crosstalk noise will be induced on victim. This crosstalk influence will be proportional to (C1 + 
C2 + C3). So the vector ‘FT FT S1’ produces the worst-case crosstalk on victim and propagates 
the effect on victim to the output ‘z'.  
G1
G4G2
G3 G6
a
b
c
d
e
f
g y
z
C1 C2 C3
G5
 
Figure 4.28 Example-1 for multiple aggressors (d, e, g) and single victim (f) TPG concept 
Now take another example similar to above but gate G4 is replaced with XOR gate as shown in 
Figure 4.29. In this case also the vector ‘XX1’ will excite victim ‘f' with logic ‘0’ and propagates 
any effect on it. Again the task is to find the subset vectors from ‘XX1’ which excites as many 
aggressors as possible with RT and as less FT as possible. First take the vector ‘111’, which 
excites all the aggressors ‘d', ‘e', and ‘g' with logic ‘0’. Now after transition a vector is needed in 
such a way that which excites the aggressors with logic ‘1’. Take the vector ‘001’ which excites 
the aggressors d and e with logic 1 and the aggressor g with logic ‘0’. This means when the 
vector ‘FT FT S1’ is applied, it excites the aggressors ‘d', and ‘e' with RT and g with S0. Because 
of the XOR gate it is not possible to excite all the aggressors with RT. So at most the victim is 
influenced with two aggressors only. In this case the crosstalk influence on victim is 
proportional to (C1 + C2).  
Now consider the other possibilities. The vector ‘101’ is also a subset of the test vector ‘XX1’. 
The vector ‘101’ excites the aggressors ‘e' and ‘g' with logic ‘1’ and aggressor d with logic ‘0’. 
That means when we apply the vector ‘101’ after ‘111’, the input vector becomes ‘S1 FT S1’ and 
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will excite the aggressors ‘e' and ‘g' with RT and ‘d' with S0. In this case the crosstalk influence 
on victim is proportional to (C1 + C3). As C3 > C2 the vector ‘S1 FT S1’ introduces more crosstalk 
on victim than ‘FT FT S1’. Note that for simplicity and understanding the concept, the zero gate 
delay model is assumed to explain the worst case crosstalk influence on victim. 
G1
G4G2
G3 G6
a
b
c
d
e
f
g y
z
C1 C2 C3
G5
 
Figure 4.29 Example-2 for multiple aggressors (d, e, g) and single victim (f) TPG concept 
It is clear that one must think the resulting influence of the aggressors on victim but not the 
count in finding test vectors for worst-case crosstalk influence on victim. It means the test 
vector should excite the aggressors in a way that the effective influence on victim to be as 
maximum as possible. So in the following section an algorithm has been explained for finding 
the test vector for worst-case crosstalk influence on victim due to multiple aggressors. 
4.3.1 Test generation procedure 
The first step in generating test pattern for crosstalk fault on victim is to find the before and 
after transition vectors to excite the victim with the required logic and propagate the effect on 
victim to at least one PO. The next step is to find out the total crosstalk influence factor on 
victim due to the selected test pattern. The test pattern which influences the victim more or in 
other words the test pattern which has more crosstalk influence on victim is the required test 
pattern for worst case crosstalk fault. For finding the influence factor of a test pattern an 
algorithm is developed in this section. Consider one victim and ‘p’ number of aggressors which 
has crosstalk influence factors C1 to Cp on victim. With the test pattern generation procedure 
developed in the previous sections say there are ‘m’ number of test patterns which excites the 
victim with logic required for before transition and ‘n’ number of test patterns which excites 
the victim with the logic required for after transition and propagates the effect on victim to at 
least one PO. The crosstalk influence factors for all before and after transition test patterns for 
both logic-0 and logic-1 can be calculated using the following equations. 
The crosstalk influence factors for before transition test vectors for logic-0 are calculated using 
the following equation. Where CBT0,i represents the total influence factor for ith test vector, Cj 
represents the influence of individual jth aggressor on victim, and agj represents the logic signal 
on jth aggressor. 
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Similarly the crosstalk influence factors for before transition test vectors for logic-1, after 
transition test vectors for logic-0 and logic-1 are calculated using the following equations. 
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After calculating the crosstalk influence factors the test pattern for worst case crosstalk is 
defined based on the type of crosstalk fault. For example to test worst case crosstalk positive 
glitch (PG) on victim the test vector is generated by appending the before transition test vector 
which has maximum CBT0 with the after transition test vector which has maximum CAT1. Let us 
see in detail by taking the same example shown in Figure 4.28. Consider the same victim ‘f’ 
which has test vector ‘XX1’ for before and after transition for logic-0. The calculation of 
crosstalk influence factors are shown in Table 4.12. From the table it is clear that the test 
pattern for worst case crosstalk positive glitch on victim ‘f’ is obtained by appending the before 
transition vector ‘111’ with after transition vector ‘001’. The resultant test pattern is ‘FT FT S1’ 
which is same as the vector discussed in explaining the concept for worst case test pattern 
generation. 
Table 4.12 Crosstalk influence factors for PG with Example-1 
TP 
(abc) 
agj 
CBT0,i CAT1,i 
d e g 
001 1 1 1 0.5*(-C2-C1-C3) 0.5*(C2+C1+C3) 
011 1 0 0 0.5*(-C2+C1+C3) 0.5*(C2-C1-C3) 
101 0 1 0 0.5*(C2-C1+C3) 0.5*(-C2+C1-C3) 
111 0 0 0 0.5*(C2+C1+C3) 0.5*(-C2-C1-C3) 
Let us also consider the example shown in Figure 4.29. To test the worst case crosstalk glitch on 
victim ‘f’, the required before and after test vector is ‘XX1’. The calculation of crosstalk 
influence factors are shown in Table 4.13. Note that C3 is greater than C2 in the considered 
example. From the table it is again clear that the test pattern for worst case crosstalk positive 
glitch on victim ‘f’ is obtained by appending the before transition vector ‘111’ with after 
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transition vector ‘101’.The resultant test pattern is ‘S1 FT S1’ which is same as the vector 
discussed in explaining the concept for worst case test pattern generation. 
Table 4.13 Crosstalk influence factors for PG with Example-2 
TP 
(abc) 
agj 
CBT0 CAT0 
d e g 
001 1 1 0 0.5*(-C2-C1+C3) 0.5*(C2+C1-C3) 
011 1 0 1 0.5*(-C2-C1-C3) 0.5*(C2-C1+C3) 
101 0 1 1 0.5*(C2-C1-C3) 0.5*(-C2+C1+C3) 
111 0 0 0 0.5*(C2+C1+C3) 0.5*(-C2-C1-C3) 
Similarly the test patterns for other type of worst case crosstalk faults (NG, DR, and DF) can be 
generated by appending the respective test vectors which has maximum influence factor on 
victim. For worst case crosstalk negative glitch the test pattern will be generated by appending 
the before test vector which has maximum CBT1 with the after test vector which has maximum 
CAT0. For worst case crosstalk rising delay on victim the test pattern will be generated by 
appending the before transition test vector which has maximum CBT1 with the after test vector 
which has maximum CAT0. Similarly the test pattern for worst case crosstalk delayed falling on 
victim will be generated by appending the before transition vector which has CBT0 with the after 
transition test vector which has CAT1. 
Table 4.14 List of aggressors and influence factors in C499 circuit 
Aggressor 
name 
Influence 
Factor 
Aggressor 
name 
Influence 
Factor 
Aggressor 
name 
Influence 
Factor 
NXC7_51 0.8 NXB5_62 0.7 NXA5_69 0.7 
NXA15_49 0.9 NXA10_58 0.7 NXA4_72 0.8 
NXC6_52 0.9 NXB4_63 0.5 NXB3_75 1.0 
NXC5_54 0.1 NXA9_61 0.8 NXA3_73 0.6 
NXA14_50 0.7 NXA8_64 0.6 NXB2_76 0.7 
NXC4_55 0.5 NXC3_67 0.7 NXB1_78 0.8 
NXA13_53 0.5 NXA7_65 0.3 NXA2_74 0.5 
NXA12_56 1.0 NXC2_68 0.7 NXB0_79 0.6 
NXB7_59 0.1 NXC1_70 0.9 NXA1_77 0.7 
NXA11_57 0.0 NXA6_66 0.2 NXA0_80 0.2 
NXB6_60 0.0 NXC0_71 0.7   
For finding the test pattern for worst case crosstalk influence on rising victim, consider a little 
bigger ISCAS benchmark circuit C499. For simulation purposes the wire ‘NXA11_57’ is taken as 
victim and 32 aggressors are considered which are on the same level of victim. For simulation 
purpose the influence factors of aggressors on victim are considered randomly as shown in 
Table 4.14. 
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Table 4.15 List of before transition test vectors in C499 circuit 
TP ID TP CBT1 
BT1  11000000010000001000100010000000100000011 3.55 
BT2  11000000010000001000100010000000110000011 3.55 
BT3  11000000010001001000100010000000100001001 4.25 
BT4  11000000010001001000100010000000110001001 4.25 
BT5  11000000000001001000100010000000100000101 4.15 
BT6  11000000000001001000100010000000110000101 4.15 
BT7  11000000000000001000100010000000100001111 5.25 
BT8  11000000000000001000100010000000110001111 5.25 
BT9  10000100000001001000100010000000100000011 3.45 
BT10 10000100000001001000100010000000110000011 3.45 
BT11 10000100000000001000100010000000100001001 4.55 
BT12 10000100000000001000100010000000110001001 4.55 
BT13 10000100010000001000100010000000100000101 2.85 
BT14 10000100010000001000100010000000110000101 2.85 
BT15 10000100010001001000100010000000100001111 3.55 
BT16 10000100010001001000100010000000110001111 3.55 
BT17 10000000000001001000100010000000100010001 4.75 
BT18 10000000000001001000100010000000110010001 4.75 
BT19 10000000000000001000100010000000100011011 5.85 
BT20 10000000000000001000100010000000110011011 5.85 
BT21 10000000010000001000100010000000100010111 4.15 
BT22 10000000010000001000100010000000110010111 4.15 
BT23 10000000010001001000100010000000100011101 4.85 
BT24 10000000010001001000100010000000110011101 4.85 
BT25 11000100010000001000100010000000100010001 3.85 
BT26 11000100010000001000100010000000110010001 3.85 
BT27 11000100010001001000100010000000100011011 4.55 
BT28 11000100010001001000100010000000110011011 4.55 
 
The list of all before transition test vectors which excites victim with logic-0 is shown in Table 
4.15. The total influence factor calculated according to the equation 4.4 is also shown in the 
table for each test vector. From the table it can be observed that the test vectors BT19 and 
BT20 have the highest crosstalk influence on victim for before transition. Similarly the list of 
after transition test vectors which excites victim logic-1 and their total influence factors are 
shown in Table 4.16 From this table it can be observed that the test vectors AT23 and AT24 
have the highest crosstalk influence on victim for after transition. 
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Table 4.16 List of after transition test vectors in C499 circuit 
TP ID TP CAT0 
AT1  11000000000001001000101010000000100000001 4.15 
AT2  11000000000001001000101010000000110000001 4.15 
AT3  11000000000000001000101010000000100001011 5.25 
AT4  11000000000000001000101010000000110001011 5.25 
AT5  11000000010000001000101010000000100000111 3.55 
AT6  11000000010000001000101010000000110000111 3.55 
AT7  11000000010001001000101010000000100001101 4.25 
AT8  11000000010001001000101010000000110001101 4.25 
AT9  10000100010000001000101010000000100000001 2.85 
AT10 10000100010000001000101010000000110000001 2.85 
AT11 10000100010001001000101010000000100001011 3.55 
AT12 10000100010001001000101010000000110001011 3.55 
AT13 10000100000001001000101010000000100000111 3.45 
AT14 10000100000001001000101010000000110000111 3.45 
AT15 10000100000000001000101010000000100001101 4.55 
AT16 10000100000000001000101010000000110001101 4.55 
AT17 10000000010000001000101010000000100010011 4.15 
AT18 10000000010000001000101010000000110010011 4.15 
AT19 10000000010001001000101010000000100011001 4.85 
AT20 10000000010001001000101010000000110011001 4.85 
AT21 10000000000001001000101010000000100010101 4.75 
AT22 10000000000001001000101010000000110010101 4.75 
AT23 10000000000000001000101010000000100011111 5.85 
AT24 10000000000000001000101010000000110011111 5.85 
AT25 11000100000001001000101010000000100010011 4.45 
AT26 11000100000001001000101010000000110010011 4.45 
AT27 11000100000000001000101010000000100011001 5.55 
AT28 11000100000000001000101010000000110011001 5.55 
 
 
Now the complete worst case crosstalk test vector for the given victim is found by appending 
one of the before transition test vectors BT19 and BT20 with any one of the after transition test 
vectors AT23 and AT24. After appending, all four possible worst case crosstalk test patterns are 
shown in Table 4.17. 
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Table 4.17 Worst case crosstalk test patterns in C499 circuit 
Appended TPs Crosstalk TP 
BT19->AT23 S1 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S1 S0 S0 S0 S1 S0 RT S0 S1 
S0 S0 S0 S0 S0 S0 S0 S1 S0 S0 S0 S1 S1 RT S1 S1 
BT19->AT24 S1 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S1 S0 S0 S0 S1 S0 RT S0 S1 
S0 S0 S0 S0 S0 S0 S0 S1 RT S0 S0 S1 S1 RT S1 S1 
BT20->AT23 S1 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S1 S0 S0 S0 S1 S0 RT S0 S1 
S0 S0 S0 S0 S0 S0 S0 S1 FT S0 S0 S1 S1 RT S1 S1 
BT20->AT24 S1 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S1 S0 S0 S0 S1 S0 RT S0 S1 
S0 S0 S0 S0 S0 S0 S0 S1 S1 S0 S0 S1 S1 RT S1 S1 
 
The examples considered above is just to explain the concept of generating test pattern for 
worst case crosstalk fault on victim due to multiple aggressors. During simulations it has been 
observed that there are several giga (109) combinations of test vectors exist for several 
interconnects. The highest number of combinations for both logic-0 and logic-1 in each ISCAS 
85 benchmark circuit are shown in Table 4.18 for getting an idea about the total number. The 
goal of generating test pattern for worst case crosstalk fault is to get the best test vectors out of 
these combinations. As the number of combinations increases, the time for finding the best 
vector increases exponentially. This is the exact situation where the concept of optimization 
algorithm comes into of use. Genetic algorithms have the ability to find the global best solution 
of optimization problems. In the next chapter an elitist Genetic Algorithm has been developed 
for worst case crosstalk faults. 
 
Table 4.18 Highest test vector count for ISCAS-85 benchmark circuits 
circuit # logic-0 # logic-0 and propagation # logic-1 
# logic-1 and 
propagation 
c17 16 14 24 19 
C432 6.87195e+010 6.87195e+010 3.43597e+010 262144 
C499 1.64927e+012 2.69533e+008 1.09951e+012 4864 
C880 1.15292e+018 1.15292e+018 1.15292e+018 1.15292e+018 
C1355 2.19902e+012 2.19902e+012 2.19902e+012 1.37496e+070 
C1908 8.58993e+009 8.58993e+009 4.29497e+009 1.10164e+015 
C2670 1.38035e+070 1.37496e+070 1.38035e+070 8.62718e+069 
C3540 1.1259e+015 1.10164e+015 1.1259e+015 1.10076e+015 
C5315 3.77149e+053 3.77149e+053 3.71151e+053 3.35233e+053 
C6288 4.29497e+009 4.29497e+009 3.28833e+009 3.22123e+009 
C7552 2.05685e+062 2.05685e+062 2.05688e+062 1.54266e+062 
 
  
5 Test Generation using Genetic Algorithm 
Evolutionary algorithms (EAs) attracted a lot of attention from researchers and engineers in the 
last decades because of their advantages over classical optimization methods and because of 
their capability to solve complex optimization problems. Genetic algorithms, a particular class 
of evolutionary algorithms are search methods that take their inspiration from natural selection 
and survival of the fittest in the biological world. GAs differ from traditional optimization 
techniques in searching from a "population" of solutions, not from a single point. Each iteration 
of GA involves a competitive selection that eliminates poor solutions. Due to their population-
based nature, the algorithms have the ability to find the global best solution of optimization 
problems, and do not require building of any derivatives of the objective function for this 
purpose as several classical optimization algorithms do. Therefore, they can be flexibly used for 
solving a large range of problems. The GAs have been applied earlier in different engineering 
disciplines as potentially good optimization tools [Pali 2005(b)] and also by [Kris 2001, Mazu 
1999, Oomm 2005] for various applications in VLSI Design, layout, EDIF digital system testing 
and also for test automation, particularly for stuck-at-faults and crosstalk-induced delay faults. 
However, the previous works paid little attention to the test problems related to crosstalk-
induced pulse, although suitable tests for faults induced by crosstalk-pulse were equally 
important as the tests for crosstalk-induced delay faults. The success of GAs for several such 
fault models motivated us to apply the same for complex, dynamic and intermittent faults like 
crosstalk induced glitches and delays. In this section, an elitist GA has been developed that can 
be used as an ATPG tool for generating the test patterns for crosstalk-induced faults and as well 
as for stuck-at faults. 
5.1 TPG for stuck-at-faults 
Initially the GA is applied to generate test patterns for stuck at faults. The basics about GA, the 
concept of stuck at faults and the basic idea of testing such faults are explained in section 2.3.4. 
The test generation procedure based on the GA is explained in this section. 
5.1.1 Test generation procedure 
The test generation for stuck-at-faults can be viewed as a search of the n-dimensional 0-1 state-
space of primary input patterns of an n-input combinational logic circuit. Consider a 
combinational circuit shown in Figure 5.1. Here, ‘v’ is an internal net which is considered as 
victim net. The objective is to generate a test for s-a-0 fault on the victim net v. The state of ‘v’ 
can be expressed as Boolean function of the primary inputs (x1, x2, …, xn). Similarly, each 
primary output (yj, j = 1, 2, …, m) can be expressed as a Boolean function of the state on net ‘v’ 
as well as primary inputs (x1, x2, …, xn). The expressions are followed as: 
 v = V(x1, x2, …, xn) 5.1  
 yj = Yj(v, x1, x2, …, xn) where, j = 1, 2, …, m 5.2  
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Figure 5.1 View of test generation for stuck at faults as a search of n-dimensional state-space 
Note that the gate inputs connected directly to PIs can have only two states 0 and 1. On the 
other hand, states of internal nets, or inputs and outputs of internal gates can be any one of the 
four values 0, 1, D and D . The truth tables for all gates using the four-valued logic have been 
developed. For illustrations, the truth tables for AND, OR, XOR, and NOT gates are shown in 
Figure 3.  
00 0 0
10 D D̅
D0 D 0
D̅0 0 D̅
0
1
D
D̅ 
10 D D̅ AN
D
  
10 D D̅
11 1 1
1D D 1
1D̅ 1 D̅
0
1
D
D̅ 
10 D D̅ OR
 
(a)      (b) 
10 D D̅
01 D̅ D
D̅D 0 1
DD̅ 1 0
0
1
D
D̅ 
10 D D̅ XO
R
                      
1
0
D̅
D
0
1
D
D̅ 
NOT
 
        (c)         (d) 
Figure 5.2 Truth tables for two-input AND, OR, and XOR gates and single-input NOT gate using four-
valued logic 
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Now, take an example of generating test pattern for testing s-a-0 fault on victim net ‘v’. For this, 
the pattern has to satisfy two things. First, it has to excite the victim with logic-1. So it has to 
satisfy the following equation where xi is either 0 or 1 for 1≤ i ≤ n. 
 V(x1, x2, …, xn) = 1 5.3  
In good circuit the value at victim net will be logic-1 and in the bad circuit the same net will be 
at logic-0. Next, the pattern has to also propagate the effect on victim due to stuck at logic-0 to 
at least one PO. That means the output value of a good circuit and faulty circuit must differ in at 
least one PO for the same pattern. So the pattern also has to satisfy the equation (5.4) for at 
least one j, with 1≤ j ≤ m. 
 Yj(0, x1, x2, …, xn) xor Yj(1, x1, x2, …, xn) = 1 5.4  
The structure of GA implemented for the test pattern generation is shown in Figure 5.3 [Pali 
2005(b)]. The algorithm starts with random generation of Initial population with N number of 
chromosomes. Here, each chromosome i.e. pi is of length n bits where n is number of primary 
inputs (x1, x2, …, xn). Each PI, i.e. xi corresponds to one bit, representing any one of the two 
states from 0 and 1, which represent logic-0, and logic-1 respectively. 
Thereafter, the fitness value (f) for each chromosome is calculated based on the fault-excitation 
and fault-propagation capabilities. So basically the total fitness value of a chromosome is 
dependent on two factors as shown in equation (5.5). 
 e pf f f= +  5.5  
The fitness part fe corresponds to the fitness value based on the excitation capability of the 
chromosome. The other fitness part fp corresponds to the propagation capability of the 
chromosome. After the fitness calculation, the algorithm checks for the termination condition. 
If the termination condition is met, the GA execution is stopped and the desired test pattern, if 
any, is displayed. Otherwise the fault is considered as untestable. If condition is not met, the GA 
generates the new chromosomes for the next generation based on the genetic operators as 
explained in section 2.3.4. The parameters PC, PM, and PR stand for the probabilities of the 
crossover, mutation and reproduction operators of the GA respectively. This procedure is 
repeated till the iteration limit or the desired fitness is reached. 
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Npop-counter = 0
Npop-counter = Npop ?
Generation = 0
Random generation 
of initial population
Fitness calculation 
of the chromosomes
Terminate the GA run ?Test pattern/untestable
Chromosome selection for Genetic operation with probability 
PC, PM, PR  for crossover, mutation, reproduction resp.
Select two 
chromosomes 
through RW 
Select one 
chromosome 
through RW 
Select one 
chromosome 
through RW 
Produce two new 
offspring through 
crossover  
Produce one new 
offspring through 
mutation  
Produce one new 
offspring through 
reproduction  
Insert two new 
offspring into new 
population  
Insert the new 
offspring into new 
population  
Insert the new 
offspring into new 
population  
Npop-counter = ++2 Npop-counter = ++1 Npop-counter = ++1
Genr = Genr+1
Yes
No
Yes
No
 
Figure 5.3 Flowchart of elitist GA to generate test patterns for stuck-at faults 
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5.1.2 Fitness functions 
The fitness of a chromosome in GA is very important as it measures how close the 
corresponding chromosome to get the desired solution is. The fitness function shall be derived 
from the objective function. The fitness functions are derived based on the logic gates in the 
elitist GA developed here. The excitation fitness value fe tells the capability of the chromosome 
to excite the victim with the desired logic. For an example consider an AND gate with p inputs. 
Consider the output of the gate as victim, which is supposed to be excited with logic-1 signal for 
s-a-0 fault. For this case the excitation fitness value is calculated based on the fitness values of 
gate inputs as follows: 
 1,1
1
p
e j
j
e
f
f
p
==
∑
 
5.6  
Similarly, the excitation fitness functions of all basic gates for both logics 0 and 1 are developed 
and shown in Table 5.1. Note that ‘p’ represents the number of input of the corresponding gate 
in the table. It shows clearly that the fitness value of a gate output net depends on the fitness 
values of it’s inputs’ fitness values. The value ,eX jf  represents the fitness value of the 
corresponding vector to excite the jth input of the gate with logic-X. One can continue this 
fitness calculation process from the victim net till PIs or up to a certain specified limit. Once the 
PI or the specified limit is reached, the fitness value is assigned with ‘1’ if that net is excited 
with the required transition else ‘0’.  So the ,eX jf  value of any net can take any value from 0 to 
1 based on the excitation capability. If it reaches 1, that means the particular input pattern is 
able to excite the victim with the required transition. 
Table 5.1 Fault excitation fitness functions for all basic logic gates 
Gate 1ef  0ef  
BUF 1,1ef  0,1ef  
NOT 0,1ef  1,1ef  
AND 1,1
p
e j
j
f
p
=
∑
 
( )0,max ,  1, 2,...e jf j p=  
OR ( )1,max ,  1, 2,...e jf j p=  0,1
p
e j
j
f
p
=
∑
 
92 
 
Test Generation Using Genetic Algorithm 
XOR ( ) ( )( )1,0 0,1 0,0 1,1max ,
2
e e e ef f f f+ +
 
( ) ( )( )0,0 0,1 1,0 1,1max ,
2
e e e ef f f f+ +
 
NAND ( )0,max ,  1, 2,...e jf j p=  1,1
p
e j
j
f
p
=
∑
 
NOR 0,1
p
e j
j
f
p
=
∑
 
( )1,max ,  1, 2,...e jf j p=  
EQV 
(XNOR) 
( ) ( )( )0,0 0,1 1,0 1,1max ,
2
e e e ef f f f+ +
 
( ) ( )( )1,0 0,1 0,0 1,1max ,
2
e e e ef f f f+ +
 
 
Next, the fitness value fp corresponding to the propagation capability of the chromosome is 
calculated. As an example consider an OR gate with p inputs. Consider one of the inputs as 
victim, which is s-a-0 or s-a-1. To propagate the fault on victim to the following gate output, the 
other inputs of the OR gate must be logic-0. For this case the propagation fitness (fpg) is 
calculated based on the excitation fitness values for logic-0 of the gate inputs other than the 
victim as follows: 
 0,1
 other than victim
1
p
e j
j
pg
f
f
p
==
−
∑
 
5.7  
Similarly, the fitness functions for propagation through all basic gates are developed and shown 
in Table 5.2. The total propagation fitness value of a chromosome is calculated based on all the 
gates in the path selected from victim location to the POs. Here, n represents the total number 
of gates in the selected propagation path. 
 ,1
n
pg j
j
p
f
f
n
==
∑
 
5.8  
This fitness value represents the capability of the pattern in propagating the fault from fault 
location to an observable point. This fitness also can take any value between 0 and 1. If it is 1 
that means the fault effect is propagated to at least one PO. 
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Table 5.2 Fault propagation fitness functions for all basic logic gates 
Gate pgf  
BUF/NOT 1 
AND/NAND 1,1
 other than victim
1
p
e j
j
f
p
=
−
∑
 
OR/NOR 0,1
 other than victim
1
p
e j
j
f
p
=
−
∑
 
XOR/EQV ( )0 1max ,  other than victime ef f  
 
5.1.3 Experimental test runs 
Some simulation experiments are carried out for test generation of stuck at faults using the 
developed algorithm. Initially, GA was applied to a few simple circuits for stuck-at-fault 
generation that revealed its potential in finding the test patterns for stuck-at-fault. In this case 
Roulette wheel selection mechanism followed by separately crossover, mutation and 
reproduction operations with fixed probabilities were used. Typically, probabilities of crossover, 
mutation and reproduction were set to 0.7, 0.05 and 0.25 respectively. Furthermore, for new 
generations 60% population was generated by crossover operation, 30% population was 
generated by mutation and remaining 10% was generated by reproduction operator. Elitist GA 
will also take care that one chromosome with best fitness from the previous generation is 
always copied into the next generation of population and thereby, further eliminating the 
possibility of losing the so-far-obtained best-fit chromosome in the future generation of GA. 
AND
AND
I1
I10
I11
I20
V
Z
s-a-0
 
Figure 5.4 Example circuit for stuck at fault 
The corresponding results obtained from the GA run for the circuit is shown in Table 5.3. Note 
that in order to demonstrate real search capabilities of GA and efficiency of fitness functions, 
only 10 initial populations are selected, and all are created with only ‘0’s (not randomly and not 
with even single ‘1’) so that the fitness values of all chromosomes in the 0th generation were 
forced to 0. However, the GA run in the next generation (i.e., 1st generation here) itself has 
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improved the best fitness to 0.8 and quickly attained the desired fitness of 2.0 only in 23 (i.e. 
22nd) Generations. The test patterns corresponding to best fitness values are shown also in the 
right most column of the Table 1. In this case desired input test pattern consists of 20 number 
of ‘1’s, and the corresponding output for good circuit is 1, whereas faulty output at Z is 0. 
Similarly, test patterns for the stuck-at-fault on other nets can also be determined easily by 
similar GA runs. 
Table 5.3 Performance of GA in test generation for stuck at fault of circuit in Figure 5.4 
Generation Best Fitness Best Vector 
0 
2 
4 
6 
8 
10 
12 
14 
16 
18 
20 
22 
0.0 
0.8 
1.1 
1.3 
1.4 
1.5 
1.6 
1.7 
1.8 
1.9 
1.9 
2.0                                  
00000000000000000000 
00101000010101011010 
00111000010111111010 
01111000011111111010 
01111001011011111011 
01111101011011111011 
01111101011111111011 
01111101111111111011 
01111111111101111111 
01111111111111111111 
11111101111111111111 
11111111111111111111 
Similarly, GA runs were conducted for a few ISCAS 85 benchmark circuits for both s-a-0 and s-a-
1 faults. The numbers of faults detected are shown in Table 5.4. The fault coverage of both 
PODEM and GA are shown in Figure 5.5 and Figure 5.6 respectively for s-a-0 and s-a-1 faults.  
Table 5.4 Fault coverage of GA and PODEM for s-a-0 faults 
circuit 
# total 
stuck-at 
faults 
# s-a-0 faults detected # s-a-1 faults detected 
PODEM GA PODEM GA 
c17 11 11 11 11 11 
C432 196 196 196 193 193 
C499 243 243 243 243 243 
C880 443 443 443 443 443 
C1355 587 587 587 587 587 
C1908 913 913 913 909 900 
C2670 1502 1488 1481 1441 1424 
C3540 1719 1679 1676 1651 1654 
C5315 2485 2483 2484 2482 2484 
C6288 2448 2377 2431 2430 2448 
C7552 3720 3679 3693 3626 3624 
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Figure 5.5 Fault coverage of PODEM and GA for s-a-0 faults 
 
Figure 5.6 Fault coverage of PODEM and GA for s-a-1 faults 
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In the simulations runs for PODEM maximum number of backtrack (bt) limit is set to 1000. For 
GA runs an initial population, i.e. n = 50 was selected and maximum generation (g) limit is set to 
100. This means when GA could not able to find a test vector in 100 generations, the 
corresponding stuck-at fault is considered as untestable. The Roulette wheel selection 
mechanism followed by separately crossover, mutation and reproduction operations, with fixed 
probabilities were used. Typically, probabilities of crossover, mutation and reproduction were 
set to 0.7, 0.05 and 0.25 respectively. Furthermore, for new generations 60% population was 
generated by crossover operation, 30% population was generated by mutation and remaining 
10% was generated by reproduction operator. It is needless to mention that for all the 
considered circuits GA was found to be very successful in finding suitable test vectors similar to 
PODEM. 
5.2 TPG for crosstalk faults between single aggressor and single victim 
The successful and excellent test results of GA for stuck-at faults in the previous section further 
motivated to enhance the developed elitist GA for crosstalk faults. The test generation 
procedure for crosstalk faults using GA is similar to the generation of stuck-at faults but the 
search space and the fitness calculation differ. The complete test generation procedure for 
crosstalk faults between single aggressor and single victim based on the GA is explained in this 
section. 
5.2.1 Test generation procedure 
The test generation for crosstalk faults can also be viewed as a search of the n-dimensional 0-1 
state-space of primary input patterns of an n-input combinational logic circuit. Consider the 
combinational circuit shown in Figure 4.2. Here, ‘Vi’ is considered as victim net and ‘Ag’ is 
considered as aggressor net. The states of both ‘Vi’ and ‘Ag’ can be expressed as Boolean 
functions of the primary inputs (x1, x2, …, xn). Similarly, each primary output (yj, j = 1, 2, …, m) 
can be expressed as a Boolean function of the states on net ‘Vi’ and ‘Ag’ as well as primary 
inputs (x1, x2, …, xn). The expressions are followed as: 
 Vi = V(x1, x2, …, xn) 5.9  
 Ag = A(x1, x2, …, xn) 5.10  
 yj = Yj(Vi, Ag, x1, x2, …, xn) where, j = 1, 2, …, m 5.11  
Note that the gate inputs connected directly to PIs can have only four states S0, S1, RT and FT. 
On the other hand, states of internal nets, or inputs and outputs of internal gates can be any 
one of the eight values S0, S1, RT, FT, PG, NG, DR, and DF. The truth tables for all gates using 
the eight-valued logic have been shown already in Table 4.3.  
Consider the objective as generating a test for a positive glitch generated on victim due to rising 
aggressor. For this, the pattern has to satisfy three things. First, it has to excite the victim with 
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S0. So it has to satisfy the following equation where xi can any value from S0, S1, RT and FT for 
1≤ i ≤ n. 
 V(x1, x2, …, xn) = S0 5.12  
Second, the pattern also has to excite aggressor with RT. So it has also to satisfy the following 
equation where xi can any value from S0, S1, RT and FT for 1≤ i ≤ n. 
 A(x1, x2, …, xn) = RT 5.13  
In case of no crosstalk influence the value at victim net will be S0. If strong crosstalk coupling 
exists between nets Ag and Vi, the aggressor will induce a positive glitch (PG) on victim. Next, 
the pattern has to also propagate the effect on victim if any due to crosstalk fault to at least 
one PO. That means the output value of a good circuit and faulty circuit must differ in at least 
one PO for the same pattern. So the pattern also has to satisfy the equation for at least one j, 
with 1≤ j ≤ m. 
 Yj(PG, RT, x1, x2, …, xn) xor Yj(S0, RT, x1, x2, …, xn) = 1 5.14  
Note that in the above equations the state of net Ag is RT implies that at t1 instant of time Ag 
net assumes the logic value 0 and thereafter, at the time instant t2 the net Ag has a logic value 
1, which are of course dependent on the input patterns presented at the primary inputs (x1, x2, 
…, xn) at t1 and t2 instants of time. 
The structure of GA implemented for the test pattern generation of crosstalk fault is similar to 
the test generation of stuck-at faults as shown in Figure 5.3. The algorithm starts with random 
generation of Initial population with N number of chromosomes. Unlike for stuck-at faults, here 
each chromosome i.e. pi is of length 2n bits where n is number of primary inputs (x1, x2, …, xn). 
Each PI, i.e. xi corresponds to two bits, representing any one of the four states from 00, 11, 01 
and 10, which represent S0, S1, RT and FT respectively. 
Thereafter, the fitness value (f) for each chromosome is calculated based on the required signal 
excitations on aggressor and victim and the propagation capability of crosstalk fault if any on 
victim to one of the outputs. So basically the total fitness value of a chromosome is dependent 
on three factors as shown in equation (5.15). 
 ea ev pf f f f= + +  5.15  
The fitness part fea corresponds to the fitness value based on the required signal excitation 
capability of the chromosome on aggressor. The second fitness part fev represents the required 
signal excitation capability of the chromosome on victim. The other fitness part fp corresponds 
to the propagation capability of the chromosome. The detailed fitness calculation is explained 
in the next section. After the fitness calculation, the algorithm checks for the termination 
condition. If the termination condition is met, the GA execution is stopped and the desired test 
pattern, if any, is displayed. Otherwise the fault is considered as untestable. If condition is not 
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met, the GA generates the new chromosomes for the next generation based on the genetic 
operators as explained in section 2.3.4. This procedure is repeated till the iteration limit or the 
desired fitness is reached. 
5.2.2 Fitness functions 
Like in test generation of stuck-at faults, here also the fitness functions are derived based on 
the logic gates. The excitation fitness value fe tells the capability of the chromosome to excite 
the victim with the desired logic. For an example consider an AND gate with p inputs. Consider 
the output of the gate as aggressor, which is supposed to be excited with RT signal for inducing 
crosstalk positive glitch on any static victim. For this case the excitation fitness value is 
calculated based on the fitness values of gate inputs as follows: 
 ( )
( )RT, S1,
1
RT, 1,2,...
RT
max ,
max
2
p
e j e j
j
e j j p
e
f f
f
pf
=
=
+
=
∑
 
5.16  
Table 5.5 Excitation fitness functions of static-0 for all basic logic gates 
Gate S0ef  
BUF S0,1ef  
NOT S1,1ef  
AND ( )S0, 1,2,...max e j j pf =  
OR S0,1
p
e j
j
f
p
=
∑
 
XOR ( ) ( ) ( ) ( )( )S0,0 S0,1 S1,0 S1,1 RT,0 RT,1 FT,0 FT,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
 
NAND S1,1
p
e j
j
f
p
=
∑
 
NOR ( )S1, 1,2,...max e j j pf =  
EQV 
(XNOR) 
( ) ( ) ( ) ( )( )S0,0 S1,1 S1,0 S0,1 RT,0 FT,1 FT,0 RT,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
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Table 5.6 Excitation fitness functions of static-1 for all basic logic gates 
Gate S1ef  
BUF S1,1ef  
NOT S0,1ef  
AND S1,1
p
e j
j
f
p
=
∑
 
OR ( )S1, 1,2,...max e j j pf =  
XOR ( ) ( ) ( ) ( )( )S0,0 S1,1 S1,0 S0,1 RT,0 FT,1 FT,0 RT,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
 
NAND ( )S0, 1,2,...max e j j pf =  
NOR S0,1
p
e j
j
f
p
=
∑
 
EQV 
(XNOR) 
( ) ( ) ( ) ( )( )S0,0 S0,1 S1,0 S1,1 RT,0 RT,1 FT,0 FT,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
 
 
Note that ‘p’ represents the number of inputs of the corresponding gate. To excite the output 
of AND gate with RT we need at least one input excited with RT and the other inputs excited 
with either RT or S1. In the second part for calculating the average, the fitness value of the 
input for which the maximum fitness (feRT,j) occurred in the first part can be optionally excluded. 
It shows clearly that the fitness value of a gate output net depends on the fitness values of it’s 
inputs’ fitness values. The value feX,j represents the fitness value of the corresponding vector to 
excite the jth input of the gate with logic-X. One can continue this fitness calculation process 
from the objective net till PIs or up to a certain specified limit. Once the PI or the specified limit 
is reached, the fitness value is assigned with ‘1’ if that net is excited with the required transition 
else ‘0’. So the feX,j  value of any net can take any value from 0 to 1 based on the excitation 
capability. If it reaches 1, that means the particular input pattern is able to excite the given net 
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with the required transition. Similarly, the excitation fitness functions of all basic gates for four 
transitions S0, S1, RT and FT are developed and shown in tables from Table 5.5 to Table 5.8. 
Table 5.7 Excitation fitness functions of rising transition for all basic logic gates 
Gate RTef  
BUF RT,1ef  
NOT FT,1ef  
AND ( )
( )RT, S1,
1
RT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
OR ( )
( )RT, S0,
1
RT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
XOR ( ) ( ) ( ) ( )( )S0,0 RT,1 RT,0 S0,1 S1,0 FT,1 FT,0 S1,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
 
NAND ( )
( )FT, S1,
1
FT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
NOR ( )
( )FT, S0,
1
FT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
EQV 
(XNOR) 
( ) ( ) ( ) ( )( )S0,0 FT,1 FT,0 S0,1 S1,0 RT,1 RT,0 S1,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
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Table 5.8 Excitation fitness functions of falling transition for all basic logic gates 
Gate FTef  
BUF FT,1ef  
NOT RT,1ef  
AND ( )
( )FT, S1,
1
FT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
OR ( )
( )FT, S0,
1
FT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
XOR ( ) ( ) ( ) ( )( )S0,0 FT,1 FT,0 S0,1 S1,0 RT,1 RT,0 S1,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
 
NAND ( )
( )RT, S1,
1
RT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
NOR ( )
( )RT, S0,
1
RT, 1,2,...
max ,
max
2
p
e j e j
j
e j j p
f f
f
p
=
=
+
∑
 
EQV 
(XNOR) 
( ) ( ) ( ) ( )( )S0,0 RT,1 RT,0 S0,1 S1,0 FT,1 FT,0 S1,1max , , ,
2
e e e e e e e ef f f f f f f f+ + + +
 
 
Next, the fitness value fp corresponding to the propagation capability of the chromosome is 
calculated. As an example consider an OR gate with p inputs. Consider one of the inputs as 
victim, which is excited with S0 signal and is influenced by rising aggressor. To propagate the 
crosstalk fault (PG) on victim to the following gate output, the other inputs of the OR gate must 
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be one transition from S0 and FT or one from crosstalk fault PG and DF (see Figure 4.3). For this 
case the propagation fitness (fpg) is calculated based on the excitation fitness values of the gate 
inputs other than the victim as follows: 
 
( )S0, FT, PG, DF,
1
max , , ,  other than victim
1
p
e j e j e j e j
j
pg
f f f f
f
p
==
−
∑
 
5.17  
Note that in case of calculating excitation fitness values for crosstalk faults, only the current net 
is considered but not based on the inputs of the corresponding gate. Similarly, the fitness 
functions for propagation through all basic gates are developed and shown in Table 5.9 and 
Table 5.10. The total propagation fitness value of a chromosome is calculated based on all the 
gates in the path selected from victim location to the POs as shown in equation 5.18. Here, n 
represents the total number of gates in the selected propagation path. 
 ,1
n
pg j
j
p
f
f
n
==
∑
 
5.18  
This fitness value represents the capability of the pattern in propagating the crosstalk fault from 
fault location to an observable point. This fitness also can take any value between 0 and 1. If it 
is 1 that means the fault effect is propagated to at least one PO. 
Table 5.9 Crosstalk fault propagation fitness functions of PG and DF for all basic logic gates 
Gate pf  
BUF/NOT 1 
AND/NAND 
( )S1, RT, PG, DF,
1
max , , ,  other than victim
1
p
e j e j e j e j
j
f f f f
p
=
−
∑
 
OR/NOR 
( )S0, FT, PG, DF,
1
max , , ,  other than victim
1
p
e j e j e j e j
j
f f f f
p
=
−
∑
 
XOR/EQV ( )S0, S1, RT, FT,max , , ,  other than victime j e j e j e jf f f f  
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Table 5.10 Crosstalk fault propagation fitness functions of NG and DR for all basic logic gates 
Gate pf  
BUF/NOT 1 
AND/NAND 
( )S1, RT, NG, DR,
1
max , , ,  other than victim
1
p
e j e j e j e j
j
f f f f
p
=
−
∑
 
OR/NOR 
( )S0, FT, NG, DR,
1
max , , ,  other than victim
1
p
e j e j e j e j
j
f f f f
p
=
−
∑
 
XOR/EQV ( )S0, S1, RT, FT,max , , ,  other than victime j e j e j e jf f f f  
 
5.2.3 Experimental test runs 
Some simulation experiments are carried out for generating test patterns for crosstalk faults 
using the developed algorithm. Initially, GA was applied to a few simple circuits that revealed its 
potential in finding the test patterns for crosstalk faults. Similar to the test generation of stuck-
at faults, in this case also Roulette wheel selection mechanism followed by separately 
crossover, mutation and reproduction operations with fixed probabilities were used. Typically, 
probabilities of crossover, mutation and reproduction were set to 0.7, 0.05 and 0.25 
respectively. Furthermore, for new generations 60% population was generated by crossover 
operation, 30% population was generated by mutation and remaining 10% was generated by 
reproduction operator. Elitist GA will also take care that one chromosome with best fitness 
from the previous generation is always copied into the next generation of population and 
thereby, further eliminating the possibility of losing the so-far-obtained best-fit chromosome in 
the future generation of GA. 
NAND
AND
NOR
OR
x1
x10
x11
x20
x21
x30
A
V
Y1
 
Figure 5.7 Example circuit for crosstalk fault 
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The example circuit shown in Figure 5.7 [Duga 2008(a)] is considered for testing the capability 
of developed GA in generating test patterns for crosstalk fault. In the circuit the net ‘V’ is 
considered as victim and the net ‘A’ is considered as aggressor. Here, the objective is to find the 
suitable test vectors for the crosstalk positive glitch (PG) generated on the victim net due to 
crosstalk coupling effect from aggressor net. Obviously, the input patterns, which will excite the 
fault effect on the victim, must set the logic state S0 on the victim and rising transition (RT) on 
the aggressor. Thereafter, pattern should facilitate the fault effect (PG) to be propagated either 
on the Z1 or Z2 primary output (PO). As mentioned earlier, here, each chromosome has bit-
length = 2·30= 60 bits, as the number of inputs in this case is 30. The corresponding results 
obtained from the GA run for the circuit is shown in Table 5.11.  
Table 5.11 Performance of GA in test generation for crosstalk fault of circuit in Figure 5.7 
Generation Best Fitness Best Vector 
0 
2 
4 
6 
8 
10 
12 
14 
16 
18 
20 
22 
24 
26 
28 
30 
32 
34 
36 
0 
0.61 
0.91 
1.02 
1.17 
1.28 
1.44 
1.54 
1.64 
1.8 
1.8 
1.9 
1.94 
2.8 
2.8 
2.8 
2.9 
2.9 
3.0 
000000000000000000001111111111 
020000330000300000301111131331 
320020133000120001103112131311 
320020130000120001103132131313 
310120130000110001103301131313 
310122330000112231100301133303 
310122130200111231120301033303 
310222310200111131123301033303 
013211312200111131113302033303 
013211312203111111113000033333 
033211312123111111113000033330 
013211311101111111113000033333 
010231112211111111113000033331 
010111112211111111113000030003 
010111112211111111113000030003 
010111112211111111113000030303 
213111112211111111113000030003 
213111112211111111113000300003 
212111111211111111113003300000 
Note that in order to demonstrate real search capabilities of GA and efficiency of fitness 
functions, only 50 initial populations are selected, and all are created with 20 ‘0’s and 10 ‘1’s 
(not randomly) so that the fitness values of all chromosomes in the 0th generation were forced 
to 0. In calculating the propagation fitness function the path from ‘V’ to ‘Z1’ is selected 
purposefully to demonstrate the propagation capability. However, the GA run in the next 
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generation (i.e., 1st generation here) itself has improved the best fitness to 0.61 and quickly 
attained the desired fitness of 3.0 only in 37 (i.e. 36th) Generations. The test patterns 
corresponding to best fitness values are shown also in the right most column of the table. Note 
that in the table under ‘Best Vector’ column the following notations were used to indicate eight 
valued logic: 0, 1, 2 and 3 indicate S0, S1, RT, and FT respectively. Similarly 4, 5, 6 and 7 indicate 
PG, NG, DR and DF respectively, which are used by the inputs and outputs of internal gates (not 
by primary inputs). In this case the corresponding output ‘Z1’ for good circuit is S0, whereas 
faulty output at ‘Z1’ is PG. Similarly, test patterns for other crosstalk faults on other nets can 
also be determined easily by similar GA runs. 
Table 5.12 Fault coverage of GA for crosstalk PG faults 
circuit # total PG faults 
# faults detected 
Gen-10 Gen-25 Gen-50 Gen-100 
c17 3 3 3 3 3 
C432 1870 1739 1805 1820 1821 
C499 4034 3147 3477 3545 3560 
C880 8477 7098 7561 7748 7928 
C1355 17498 12629 13351 13599 13736 
C1908 34292 27214 28790 29461 29874 
C2670 78531 54447 56561 57433 58060 
C3540 134009 95209 107086 112649 115101 
C5315 295187 272960 282955 285187 285926 
C6288 114980 114050 114187 114243 114262 
C7552 660677 559938 574694 583257 590533 
 
Table 5.13 Fault coverage of GA for crosstalk NG faults 
circuit # total NG faults 
# faults detected 
Gen-10 Gen-25 Gen-50 Gen-100 
c17 3 3 3 3 3 
C432 1870 1658 1776 1819 1836 
C499 4034 2236 2461 2531 2555 
C880 8477 7077 7526 7711 7861 
C1355 17498 13722 14563 14982 15379 
C1908 34292 28016 29542 30310 30910 
C2670 78531 53077 56293 57569 58579 
C3540 134009 65827 74719 79780 83519 
C5315 295187 268995 282422 285003 285727 
C6288 114980 108033 110907 112140 112898 
C7552 660677 544785 569607 581805 591483 
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Similarly, GA runs were conducted for all ISCAS 85 benchmark circuits for all types of crosstalk 
faults between aggressor and victim. The number of faults detected using GA for different 
generations are shown in Table 5.12, Table 5.13, Table 5.14 and  
Table 5.15 respectively for PG, NG, DR and DF faults. 
Table 5.14 Fault coverage of GA for crosstalk DR faults 
circuit # total DR faults 
# faults detected 
Gen-10 Gen-25 Gen-50 Gen-100 
c17 3 3 3 3 3 
C432 1870 1668 1753 1812 1837 
C499 4034 2207 2646 2986 3324 
C880 8477 7310 7743 7932 8087 
C1355 17498 12304 13320 14002 14716 
C1908 34292 27133 28737 29504 30070 
C2670 78531 57310 59513 60405 60885 
C3540 134009 87543 105755 114942 118818 
C5315 295187 278121 286773 288170 288462 
C6288 114980 113091 113592 113721 113810 
C7552 660677 568459 584376 593495 601812 
 
Table 5.15 Fault coverage of GA for crosstalk DF faults 
circuit # total DF faults 
# faults detected 
Gen-10 Gen-25 Gen-50 Gen-100 
c17 3 3 3 3 3 
C432 1870 1712 1800 1822 1828 
C499 4034 2261 2636 2960 3271 
C880 8477 7231 7688 7880 8024 
C1355 17498 12559 13570 14393 15362 
C1908 34292 27224 29165 29988 30632 
C2670 78531 54244 56220 56977 57410 
C3540 134009 81499 99938 109942 114600 
C5315 295187 268926 281710 284205 284840 
C6288 114980 112993 113572 113703 113794 
C7552 660677 553903 570237 578308 585099 
 
The fault coverage comparison w.r.t modified PODEM is shown in figures from Figure 5.8 to 
Figure 5.15 respectively for crosstalk PG, NG, DR and DF faults. From these figures it can be 
observed that for most of the benchmark circuits, GA is providing better results even with small 
number of generations. 
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Figure 5.8 Fault coverage for PG with modified PODEM and GA for C17 to C1908 
 
Figure 5.9 Fault coverage for PG with modified PODEM and GA for C2670 to C7552 
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Figure 5.10 Fault coverage for NG with modified PODEM and GA for C17 to C1908 
 
Figure 5.11 Fault coverage for NG with modified PODEM and GA for C2670 to C7552 
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Figure 5.12 Fault coverage for DR with modified PODEM and GA for C17 to C1908 
 
Figure 5.13 Fault coverage for DR with modified PODEM and GA for C2670 to C7552 
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Figure 5.14 Fault coverage for DF with modified PODEM and GA for C17 to C1908 
 
Figure 5.15 Fault coverage for DF with modified PODEM and GA for C2670 to C7552 
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Figure 5.16 Time ratio of GA over PODEM with backtrack limit 1000 for test generation 
 
 
Figure 5.17 Time ratio of GA over PODEM with backtrack limit 100 for test generation 
The next critic point is the time taken by GA in finding the test patterns for crosstalk faults. The 
time comparison of GA w.r.t PODEM is shown in Figure 5.16 and Figure 5.17 respectively with 
backtrack limit of 1000 and 100 in PODEM algorithm. From the figures it can be observed that 
GA is taking almost same time and most of the time with better results. For the circuit C2670, 
the GA is relatively more expensive in time and yielding less fault coverage than modified 
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PODEM algorithm. The time taken by GA is exponentially increasing with number of 
generations and with only a little improvement in fault coverage. Particularly for this circuit the 
fault coverage over generations is shown in Figure 5.18. From figure it can be observed that 
after 10 or 25 generations the improvement in fault coverage is very little. So for such circuits 
initially, the test patterns are generated by GA with less number of generations and for the rest, 
the test patterns can be generated by using modified PODEM algorithm.  
 
Figure 5.18 Fault coverage of GA for C2670 over generations 
 
Figure 5.19 Fault coverage for PG with GA, PODEM and both 
113 
 
Test Generation Using Genetic Algorithm 
 
Figure 5.20 Fault coverage for NG with GA, PODEM and both 
 
 
Figure 5.21 Fault coverage for DR with GA, PODEM and both 
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Figure 5.22 Fault coverage for DF with GA, PODEM and both 
When comparing the time taken by GA with modified PODEM in case of limiting backtrack to 
100 in PODEM, the GA is expensive in time but most of the time GA is giving better fault 
coverage than modified PODEM. So it is compromise between time and fault coverage 
according to the end user requirments. When both algorithms used for generating test 
patterns, the fault coverage has been improved. The individual and combined fault coverage is 
shown in Figure 5.19 to Figure 5.22. 
5.3 TPG for worst-case crosstalk fault on victim 
Actually the concept of GA came into the author’s mind in generating test patterns for worst-
case crosstalk faults. But in the previous chapters it has been also proved that the GA is also 
more effective in generating test patterns for crosstalk faults between single aggressor and 
single victim. In this section the concept of generating test patterns for worst-case crosstalk 
faults using elitist GA is explained. 
5.3.1 Test generation procedure 
The test generation for worst-case crosstalk induced on victim due to multiple aggressors can 
also be viewed as a search of the n-dimensional 0-1 state-space of primary input patterns of an 
n-input combinational logic circuit. Consider the combinational circuit shown in Figure 5.23 
[Duga 2008(b)]. Here, ‘v’ is an internal net which is considered as victim net. The objective is to 
generate a test for crosstalk fault on the victim net v due to the nearby aggressors. 
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Figure 5.23 View of test generation for worst-case crosstalk fault 
The states of v can be expressed as Boolean function of the primary inputs (x1, x2, …, xn). 
Similarly, each primary output (yj, j = 1, 2, …, m) can be expressed as a Boolean function of the 
state on net v as well as primary inputs (x1, x2, …, xn). The expressions are followed as: 
 v = V(x1, x2, …, xn) 5.19  
 yj = Yj(Vi, x1, x2, …, xn) where, j = 1, 2, …, m 5.20  
Note that here also the gate inputs connected directly to PIs can have only four states such as 
S0, S1, RT and FT. On the other hand, states of internal nets, or inputs and outputs of internal 
gates can be any one of the eight-valued logic. 
Now, take an example of generating test pattern for testing crosstalk noise (PG) on a static (S0) 
victim net ‘v’. For this, the pattern has to satisfy three things. First, it has to excite the victim 
with S0. So it has to satisfy the following equation where xi is either one from S0, S1, RT, FT for 
1≤ i ≤ n. 
 V(x1, x2, …, xn) = S0 5.21  
Next, the pattern has to propagate the effect on victim due to crosstalk to at least one PO. That 
means the output value of a good circuit and faulty circuit must differ in at least one PO for the 
same pattern. So the pattern also has to satisfy the equation (5.22) for at least one j, with 1≤ j ≤ 
m.  
 Yj(PG, x1, x2, …, xn) xor Yj(S0, RT, x1, x2, …, xn) = 1 5.22  
At last, the pattern has to make sure that the victim is influenced by maximum crosstalk effect 
that means it has to excite as many nearby aggressors as possible with RT. Simultaneously, the 
pattern also has to take care to excite as less nearby nets as possible with FT because the nets 
with opposite transitions reduce the crosstalk effect on victim.  
The structure of GA implemented for generating test pattern for worst-case crosstalk fault is 
also similar to the test generation of crosstalk fault between single aggressor and single victim. 
But the calculation of fitness shall include the worst-case crosstalk effect of multiple aggressors. 
In this case the fitness value of each chromosome is calculated based on the fault-excitation, 
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fault-propagation and crosstalk influence capabilities. So basically the total fitness value of a 
chromosome is dependent on three factors as shown in equation (5.23). 
 ev p cf f f f= + +  5.23  
fev corresponds to the fitness value based on the required signal excitation capability of the 
chromosome on victim net. Then, the fitness value fp corresponding to the propagation 
capability of the chromosome is calculated. Both excitation and propagation fitness values are 
calculated similar to the case in generating test patterns for crosstalk fault between single 
aggressor and single victim. But here, the excitation fitness includes only the excitation 
capability of victim. 
The final part of the fitness calculation of the chromosome is related to the amount of crosstalk 
influence on victim due to the neighbouring aggressors. This fitness factor is calculated using 
the equation (5.24) where ‘wj’ represents the influencing factor of jth net on victim and ‘n’ 
represents the total number of nets considered as aggressors. This weight factor is related to 
the coupling capacitance between that net and the victim. Usually the nets in the crosstalk 
sensitive area only are selected for this fitness calculation purpose. 
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After the fitness calculation, the algorithm checks for the termination condition. If the 
termination condition is met, the GA execution is stopped and the desired test pattern, if any, is 
displayed. Otherwise the fault is considered as untestable. If condition is not met, the GA 
generates the new chromosomes for the next generation based on the genetic operators. This 
procedure is repeated till the iteration limit is reached or the desired condition is met.  
Similarly, one can generate test patterns for worst-case crosstalk-induced negative glitch (NG) 
and delays (DR and DF) following the same procedure and their respective fitness functions. 
5.3.2 Experimental simulations 
In this section the simulation experiments of test generation for worst-case crosstalk fault 
carried out with the elitist GA developed in the previous section are described. Consider first a 
simple circuit shown in Figure 5.24 for explanation purpose. Here, the objective is to find the 
suitable test vector for the crosstalk positive glitch (PG) generated on the victim net V due to 
crosstalk coupling effect from aggressor nets I1 to I10 and I21. Obviously, the input patterns, 
which will excite the fault effect on the victim net V, must set the logic state S0 on the victim 
and rising transition (RT) on as many as possible aggressor nets. Thereafter, pattern should 
facilitate the fault effect (PG) to be propagated to one primary output. For this the input I21 
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must set to ‘0’. The developed algorithm was run on the circuit and the corresponding result of 
GA runs is depicted in Table 5.16. 
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Figure 5.24 GA based test generation example for worst-case crosstalk fault 
 
Table 5.16 Performance of GA in test generation example for worst-case crosstalk fault 
Generation Best Fitness Best Vector 
0 
3 
6 
9 
12 
15 
18 
21 
24 
27 
30 
34 
0.50000 
0.70000 
0.80000 
0.90000 
2.01667 
2.18333 
2.25000 
2.51667 
2.71667 
2.71667 
2.83333 
2.91667 
222133203233031311112 
200222232033101111110 
020101232031121111110 
023101132211121111110 
023101131211111111110 
021101102011111111110 
021201102011111111110 
021202102211111111110 
221102222211111111110 
021202222211111111110 
222202222211111111110 
222222222211111111110 
 
As mentioned earlier, here, each chromosome has bit length = 2*21= 42 bits, as the number of 
inputs in this case is 21. Note that in Table 5.16, under Best Vector column the following 
notations were used: 0, 1, 2 and 3 indicate S0, S1, RT, and FT respectively. In this case, 
population number, the GA parameters and conditions are taken similar to the test generation 
of crosstalk faults between single aggressor and single victim as shown in section 5.2. 
The influencing weight factors of the aggressors I1 to I10 and I21 were set manually to 0.1, 0.2, ..., 
1.0 and 0.5 respectively. As the iterations go on, the algorithm increases the number of ‘S1’s on 
inputs I11 to I20 to excite the victim with S0 and the number of aggressors on inputs I1 to I10. 
Table 5.16 shows that best chromosome in the first (0th) generation has the fitness value of 
0.5, which was gradually improved up to the desired fitness of 2.91667 only in 35 generations. 
Note here that the fitness cannot reach three because the algorithm doesn’t excite the input I21 
as an aggressor as it is needed for propagation of the fault. The algorithm always tries to get 
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maximum possible crosstalk influence with propagation of the fault effect to an observable 
point.  
We will also see how the modified PODEM developed in Chapter 4 finds the test pattern for the 
same case. From PODEM, it has been found that there are total of 2048 before transition test 
vectors which will excite the victim with logic-0 as shown below. 
 XXXXXXXXXX1111111111X  
For before transition the highest crosstalk influence will be possible when all the ‘X’s are set to 
‘0’. In this case the vector ‘000000000011111111110’ will have the highest influence factor of 
3.0 on victim than all other combinations. Similarly from PODEM, it has been also found that 
there are total of 1025 after transition test vectors which will excite the victim with logic-0 and 
propagates any effect on victim to at least one PO. The possible test vectors are shown below. 
00000000001111111111X 
100000000011111111110 
X10000000011111111110 
XX1000000011111111110 
XXX100000011111111110 
XXXX10000011111111110 
XXXXX1000011111111110 
XXXXXX100011111111110 
XXXXXXX10011111111110 
XXXXXXXX1011111111110 
XXXXXXXXX111111111110 
From all the after transition test vectors the vector ‘111111111111111111110’ will have the 
maximum after transition influence factor of 2.5 on victim. Now the complete worst case 
crosstalk test vector for the given victim is found by appending the before transition test vector 
‘000000000011111111110’ with after transition test vector ‘111111111111111111110’. This 
gives the crosstalk test vector ‘RT RT RT RT RT RT RT RT RT RT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S0’ 
which has influence factor of (3.0+2.5)/6.0=0.91667 on victim.  
The modified PODEM has found the test vector for worst-case crosstalk effect on victim from 
total of 2048+1025=3073 combinations. The GA has found the required test pattern in 
35*50=1750 combinations from 421=4398046511104 combinations. This shows the capability of 
GA in finding the test pattern for worst-case crosstalk fault. 
Now, we will check how the algorithm performs for a victim selected in the ISCAS 85 
benchmark circuit C1908. The wire N338 is considered as victim and 57 nets in the same level 
as victim are considered as aggressors. Note that here the influencing factors are selected 
randomly for simulation purpose. In general, the aggressors list and crosstalk influencing 
parameters should be created by RC extraction or STA tools from the physical layout. The list of 
aggressors and their random influence factors on victim are shown in Table 5.17. From the 
PODEM it has been found total of 4294967296 combinations for exciting victim with logic-0 and 
737782768 combinations for exciting victim with logic-0 and propagating the effect on victim to 
at least one PO. As an example, the before transition vector and some out of the total of 782 
after transition vector combinations are shown in appendix 8.3.  
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Table 5.17 Random influence factors of aggressors on victim N338 in C1908 circuit 
N319 - 0.375276 
N276 - 0.991304 
N275 - 0.445379 
N331 - 0.44332 
N326 - 0.46222 
N316 - 0.150599 
N313 - 0.347252 
N306 - 0.0347244 
N303 - 0.767892 
N300 - 0.459718 
N290 - 0.425489 
N297 - 0.353562 
N283 - 0.114643 
N280 - 0.202245 
N277 - 0.882777 
N272 - 0.12993 
N269 - 0.67729 
N266 - 0.213655 
N263 - 0.875842 
N256 - 0.273187 
N253 - 0.901437 
N260 - 0.0371165 
N257 - 0.389375 
N252 - 0.524792 
N251 - 0.36735 
N247 - 0.327599 
N388 - 0.212791 
N243 - 0.518179 
N385 - 0.873293 
N239 - 0.618705 
N382 - 0.178027 
N235 - 0.24857 
N379 - 0.610009 
N232 - 0.623406 
N376 - 0.69189 
N229 - 0.0722283 
N373 - 0.774005 
N225 - 0.0391421 
N370 - 0.106953 
N367 - 0.541896 
N220 - 0.49886 
N364 - 0.532441 
N216 - 0.895459 
N361 - 0.613503 
N212 - 0.734687 
N358 - 0.778235 
N209 - 0.743433 
N355 - 0.411977 
N206 - 0.99189 
N352 - 0.619275 
N201 - 0.685164 
N349 - 0.893327 
N197 - 0.656391 
N346 - 0.0745386 
N194 - 0.418118 
N343 - 0.0237414 
N190 - 0.402138 
 
Out of all before transition combinations, the test vector ‘11011011000001010011110111 
1111111’ has maximum influence factor of 5.26938. Similarly out of all after transition 
combinations, the test vector ‘001001001111101000101110000000001’ has maximum 
influence factor of 4.51356. The total influence factor of all aggressors is 27.25624. Now the 
complete worst case crosstalk test vector for the given victim is found by appending the before 
transition test vector ‘110110110000010100111101111111111’ with after transition test vector 
‘001001001111101000101110000000001’. This gives the crosstalk test vector ‘FT FT RT FT FT 
RT FT FT RT RT RT RT RT FT RT FT S0 S0 S1 FT S1 S1 RT FT FT FT FT FT FT FT FT FT S1’ which 
has influence factor of (5.26938+4.51356)/27.25624=0.35892 on victim. 
For the same victim and aggressors with the similar influencing factors of aggressors on victim, 
The GA runs performed were depicted in Table 5.18. In this case also, population number, i.e. N 
= 50 was selected, and as usually Roulette wheel selection mechanism followed by separately 
crossover, mutation and reproduction operations with the same probabilities similar to 
previous GA runs were used. Furthermore, for new generations the chromosomes were 
selected similar to the previous GA runs. From the table it shows that GA has taken 82 
generations for finding the test vector ‘FT FT RT FT FT RT FT FT RT RT RT RT RT FT RT FT S1 FT 
S1 S1 FT S1 RT FT FT FT FT FT FT FT FT FT S1’ for maximum crosstalk influence factor of 
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0.35892 on victim. It means GA has found the required test vector in just 82*50=4100 
combinations out of 433 combinations. The vector found from GA is a little different from the 
one found from modified PODEM. But here our goal is to find the test vector which has more 
influence factor on victim, which value is similar for both vectors from modified PODEM and 
GA. It has been also observed that after certain generations the increment factor of fitness is 
reduced. One can stop the algorithm at certain fitness limit depending on the requirements or 
when the increment factor is below certain limit.  
Table 5.18 Performance of GA on victim N338 in ISCAS 85 C1908 circuit 
Generation Best  Fitness Best Vector 
0 
9 
18 
27 
36 
45 
54 
63 
72 
81 
2.14695 
2.24813 
2.29746 
2.31836 
2.32777 
2.34602 
2.35144 
2.35641 
2.35765 
2.35892 
122030231010331112312123000133101 
132030031020212111212313300333331 
332030231220232112312223303333331 
332030331120232011312123303033331 
332030332120232011110123333033331 
332030332120232011113123333333331 
332033332220232311113123333333331 
332332332220232311113123333333331 
332331332222232311113123333333331 
332332332222232313113123333333331 
 
Some simulaton results were performed on randomly selected victims for a few ISCAS 85 
benchmark circuits using both modified PODEM and elitist GA developed. The influence factor 
and the simulation time taken are shown in Table 5.19. From the table it can be clearly 
observed that the elitist GA generates the test pattern which has worst-case influence mostly 
more than the test pattern generated from modified PODEM. At the same time the GA is much 
faster than modified PODEM in generating the test patterns. Only in a few cases the influence 
of the test pattern generated by modified PODEM is a little more than the test pattern 
generated by elitist GA, but the time taken by modified PODEM is enormous in these case. So, it 
is obvious that GA could find the suitable test vectors very quickly for the crosstalk induced 
logic faults in all combinational circuits. GA has been found very handy and fastest especially in 
finding test vectors for worst-case crosstalk induced faults. 
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Table 5.19 Worst-case crosstalk simulations for a few ISCAS-85 circuits 
Circuit Victim No. of Agg. 
Total 
Weight 
Influence Value Simulation Time (seconds) 
Test Pattern 
Mod. 
PODEM GA 
Mod. 
PODEM GA 
Mod. PODEM 
GA 
C432 
N356 8 3.250 1.00 1.00 <1 <1 
S0 S1 FT S0 RT S1 S1 RT S0 S1 S1 RT S0 S1 S1 RT S0 S1 S1 RT 
RT S1 S1 RT RT S1 S1 RT RT S1 S1 S0 RT S1 FT S0 
S0 FT RT S0 S0 FT S0 S0 RT S1 S0 RT RT FT S0 RT RT S1 S0 
RT S0 FT S0 S0 S0 FT S0 RT S0 FT RT S0 S0 S1 S0 S0 
N288 17 7.264 0.79 1.00 21919 <1 
S0 S1 S0 S0 RT S1 S0 RT S0 S1 RT RT S0 S1 RT RT S0 S1 RT 
RT S0 S1 RT RT RT S1 RT RT RT S1 RT RT RT S1 RT RT 
RT S1 RT S0 S0 S1 RT S0 S0 FT S0 RT RT FT S0 S0 RT FT S0 
RT RT FT S0 S0 RT FT RT RT RT FT S0 S0 RT S1 RT RT 
N294 17 7.264 0.85 1.00 14264 <1 
S0 S1 S0 RT RT S1 RT RT S0 S1 RT RT S0 S1 RT RT S0 S1 RT 
RT RT S1 RT RT RT S1 RT S0 RT S1 S0 RT S0 S1 RT RT 
RT FT RT S0 RT FT S0 RT S0 S1 S0 RT S0 S1 RT S0 S0 FT RT 
S0 RT FT RT RT S0 S1 RT S0 RT S1 RT S0 S0 FT S0 RT 
N296 18 7.477 1.00 0.98 103174 <1 
S0 S1 FT S0 FT S1 FT S0 FT S1 FT S0 FT S1 FT S0 FT S1 FT S0 
FT S1 S0 FT FT S1 FT FT FT S1 FT FT FT S1 FT FT 
FT RT S0 FT FT RT FT FT FT S1 FT FT FT S1 FT FT FT RT S0 
S0 S0 RT FT S0 FT S1 S0 FT FT RT S0 FT FT S1 S0 S0 
C499 
N571 39 16.741 0.54 0.57 <1 <1 
FT FT S0 RT S0 S0 S0 S0 S0 FT FT S1 S0 S0 FT RT FT FT S0 S0 
FT FT FT S0 FT FT FT FT FT S1 S1 FT FT FT FT FT S1 FT FT 
S0 S1 
FT S0 RT FT S1 S0 S1 S0 S1 RT S0 FT S1 S0 S1 RT RT S1 S0 S1 
RT S0 RT FT FT S0 S0 S0 FT RT FT S0 RT S0 S0 S0 S1 S0 RT 
S1 S1 
N579 39 16.741 0.53 0.53 <1 <1 
FT FT S0 S0 S0 S0 S0 S0 S0 FT FT S1 S0 S0 FT RT FT FT RT S0 
FT FT FT S0 FT FT FT FT FT FT S1 FT FT S1 S1 FT FT FT FT 
S0 S1   
RT FT S0 FT S0 FT S1 FT S1 S1 RT S1 S1 RT FT S1 S0 FT FT 
FT S1 S1 S0 S0 S1 S1 S0 S0 FT FT FT FT S0 S0 S0 S1 FT S1 S0 
S1 S1 
N620 7 3.215 0.31 0.31 7 2 S0 S0 S0 S0 S0 S0 S0 FT S0 S0 S0 FT RT RT S0 RT S0 S0 S0 FT 
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S0 S0 S0 RT S0 S0 S0 S0 S0 FT S0 RT S0 RT S1 S1 S0 RT RT 
RT FT  
S0 S0 RT S1 RT S1 FT RT RT FT S0 RT FT S0 RT RT S0 S1 FT 
S0 S0 RT RT S0 S0 S0 S1 FT RT S1 FT S0 RT S0 S0 S1 S1 S0 S0 
S0 S0 
N625 7 3.215 0.14 0.31 6 2 
S0 S0 S0 S0 S0 S0 S0 FT S0 RT RT S1 RT RT S0 RT S0 FT S0 
S0 S0 S0 S0 RT S0 S0 S0 S0 S0 S0 FT RT S0 S0 S1 S1 S0 RT RT 
RT S1  
S1 S0 S1 FT FT RT FT RT RT S0 RT RT FT RT S1 FT RT S1 S1 
RT RT RT RT S1 FT FT S1 RT S1 RT RT RT RT S0 S0 S0 S1 S0 
S0 S1 S0 
N711 31 13.575 0.07 0.07 3305 1 
S0 FT S0 S0 S0 S0 S0 S0 S0 FT RT S1 S0 S0 S0 S1 S0 S0 S0 S0 
S0 S0 FT S0 S0 RT FT S0 RT RT RT S0 S0 S1 RT S1 RT S1 S1 
S0 S1  
RT FT S0 S0 S0 RT FT RT FT RT S1 RT RT FT S0 RT FT FT RT 
RT S1 S1 FT FT RT S0 RT S0 RT S0 FT FT S0 S0 S1 FT FT RT 
S0 RT FT 
C880 
N310 52 25.681 0.38 0.82 1929 1 
S1 S1 FT FT S1 S1 RT RT RT S1 S1 FT S1 S1 S1 RT S1 RT S1 
RT RT S1 S1 RT RT S0 S0 S0 S0 FT FT S1 S1 S1 FT FT FT FT 
FT FT S1 FT FT S1 FT FT FT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 FT 
S1 S1  
S1 FT FT S1 S1 S1 S1 RT S1 FT S1 FT FT S0 S1 RT RT RT S1 
RT S0 RT S0 S1 S1 RT RT RT S0 RT S0 RT S1 RT S1 FT FT S1 
FT FT FT S1 S0 RT S0 RT RT S0 S0 RT RT RT RT FT RT RT 
RT FT S1 S1 
N328 52 25.681 0.48 0.83 1988 1 
FT S1 S1 S1 S1 S1 RT RT RT S1 S1 FT S1 S1 S1 RT S1 RT S1 
RT RT S1 S1 RT RT RT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 
S1 S1 FT S1 S1 S1 S1 S1 S1 FT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 
S1  
FT S1 S1 S1 FT S1 RT RT S1 FT S1 FT RT RT FT S1 RT S1 RT 
RT S0 RT S0 S1 S1 RT RT RT S0 RT S0 S0 S0 RT S0 FT S0 S1 
S1 FT FT S1 RT S0 S1 S1 FT S1 S0 RT RT RT RT RT RT S1 S1 
S1 S1 FT 
N385 28 11.905 0.53 0.82 202 1 
S1 RT S1 S1 FT RT S1 FT S1 FT FT S1 S1 S1 S1 S1 S1 RT S1 S1 
S1 FT RT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 
S1 FT S1 S1 S1 S1 RT FT FT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1  
FT S0 FT FT S1 RT S1 S1 FT FT FT FT S0 S0 FT S1 S1 S1 RT 
S1 RT FT RT S1 RT RT S1 S0 FT S0 FT RT S1 RT S1 FT S0 RT 
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FT RT RT S1 S0 FT RT S1 FT RT RT RT FT S1 S1 FT S1 FT FT 
S1 RT RT 
C1355 
G832 15 6.456 0.55 0.55 101507 1 
S0 S0 FT FT S0 S0 S0 S0 S0 FT FT FT FT FT S0 S0 FT RT FT S1 
FT FT FT S0 FT S1 FT S0 FT FT FT S0 RT S1 FT FT FT FT S0 
S0 S1  
S0 S1 S0 FT RT S0 S1 S1 S0 S0 RT FT S1 FT S1 FT FT FT S0 
RT RT S1 S1 S0 S0 S0 S0 RT S0 RT S1 S1 RT S1 FT S1 RT RT 
S0 RT S1 
G828 15 6.456 0.60 0.55 101267 1 
S0 S0 FT FT S0 FT FT FT S0 S0 S0 S0 FT FT S0 S0 FT S1 FT S0 
FT S0 FT S1 FT S0 FT FT FT S0 FT FT RT FT FT S1 S0 S0 FT 
S1 S1  
S1 RT S0 FT S1 S1 S1 S0 FT RT RT RT S0 S0 S0 FT S0 S0 RT 
RT FT S0 S1 RT S0 S0 S1 S0 S1 S1 RT FT S1 RT FT FT S0 S1 
S1 RT RT 
G1001 7 3.215 0.14 0.31 6 1 
S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 RT S0 S0 S0 S0 RT FT FT S0 FT 
S0 FT S0 S0 S0 FT S0 S0 S0 RT S0 S0 S0 FT S1 RT S0 FT RT 
RT S1  
FT FT S1 FT S1 RT S0 S1 S0 RT S1 S0 RT RT S0 FT RT RT S0 
S1 RT RT S0 RT RT FT S1 S0 RT S1 S1 RT S1 S1 RT FT S1 RT 
FT FT RT 
G1016 7 3.215 0.31 0.31 5 1 
FT S0 FT FT S0 S0 S0 FT S0 S0 S0 FT S0 RT S0 S0 S0 S0 S0 S0 
S0 S0 S0 S0 S0 S0 RT S0 S0 S0 S0 RT S0 S0 RT S1 S0 FT S1 RT 
S1  
S0 S1 S1 S1 S0 FT RT S0 S1 S1 RT S0 FT RT S0 S1 RT RT FT 
S0 S0 S1 S0 FT S0 FT S0 S1 RT S0 FT RT FT RT S0 S0 S1 RT 
FT S1 FT 
G1117 31 13.575 0.07 0.07 2980 1 
RT FT S1 S0 S0 S0 S0 S0 RT S0 RT S1 S0 S0 S0 S0 S0 RT S1 S1 
RT S1 S1 S0 S0 S0 S0 S0 S0 S0 S0 S0 RT S0 RT S1 S1 S1 S1 S0 
S1  
S0 RT RT S1 S1 FT FT RT S0 FT FT S1 RT S1 S0 FT S0 FT S0 
S1 RT FT RT S0 RT S1 FT FT S1 S0 S1 FT S1 S1 S1 FT S0 S1 
FT S0 FT 
C1908 N319 57 27.256 0.35 0.39 90056 3 
FT FT RT FT S1 S0 S1 FT RT RT RT S0 RT FT RT S1 S1 S1 S1 
S1 S1 S1 RT FT FT FT FT FT FT FT FT RT S1  
FT FT RT FT FT RT FT FT RT RT RT RT RT FT RT FT FT FT 
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FT RT S1 FT RT FT FT FT FT FT FT FT FT RT S1 
N923 85 39.874 0.56 0.56 34291 2 
FT FT RT RT FT FT RT RT FT RT FT FT RT FT RT RT RT FT 
RT FT RT RT FT S0 RT RT RT S0 S1 S1 S1 S1 S0  
FT FT RT RT FT FT RT RT FT RT FT FT RT FT RT RT RT FT 
RT FT RT RT FT S0 RT RT RT S0 FT RT S1 S1 S0 
N1067 69 32.921 0.75 0.75 19743 2 
S1 RT S1 S1 RT RT S1 RT RT RT RT RT S1 RT RT S1 FT S0 FT 
S1 FT FT S1 S0 S1 S1 S1 S1 S1 S1 S1 RT S0  
S1 RT FT S1 RT RT S1 RT RT RT RT RT S1 RT RT S1 FT S0 FT 
S1 FT FT S1 S0 RT FT S1 FT S1 RT S1 RT S0 
N1769 14 5.574 1.00 0.94 410 1 
RT RT RT RT RT RT S1 S0 S1 S1 S1 RT RT RT S1 RT S1 FT S1 
FT S1 S1 FT S1 FT FT S1 FT S1 FT S1 S1 S1  
RT FT S0 FT S0 FT S1 FT S0 S1 RT S0 RT S1 FT S1 RT S0 S1 
S1 RT S0 FT S0 S0 FT S1 S0 S1 S0 S1 S1 S1 
N2016 18 7.477 0.79 0.79 1381 2 
S1 RT S1 RT S1 S1 S1 RT RT S1 RT FT RT FT S1 S1 S1 S1 S1 
S1 S1 S0 RT RT S1 S1 RT S1 S1 S1 S0 FT S0  
S1 S1 FT S1 RT FT S1 S1 FT S0 S0 S1 S1 FT S0 FT S1 RT S1 RT 
S0 FT S0 RT S1 RT RT RT RT S1 S0 S1 S0 
N2052 9 4.018 0.44 0.44 1083 1 
S1 S0 RT S1 RT RT S1 FT S1 S1 FT S1 S1 RT S1 S1 S1 S1 RT 
S1 S0 S1 S1 S1 S1 S1 RT S1 S1 FT S1 S1 S1  
S0 S0 S0 RT S1 FT RT RT RT S1 FT FT S0 RT FT S0 FT FT S0 
S0 S0 S0 S0 RT FT RT RT S1 FT RT FT S0 FT  
N2119 11 4.903 0.34 0.47 954 2 
RT FT S1 S1 S1 S1 RT S0 RT S1 FT S1 S1 RT S1 FT S1 FT FT 
FT FT FT FT RT S1 S1 FT S1 S1 S1 S0 S1 S0  
FT S1 S0 S0 S0 RT FT RT S1 FT S1 S1 S0 FT S0 S0 RT S0 FT S0 
RT S0 S0 FT FT S1 FT FT FT RT RT FT S1 
N2233 5 2.718 0.83 0.83 2 2 
S1 S0 S1 S1 RT S1 RT S0 S1 S1 S1 S1 S1 S1 S0 S1 FT FT S1 S1 
S0 FT S1 S0 RT FT S1 FT S1 S1 S0 S1 FT  
FT S1 FT RT S0 RT S0 S0 S0 RT S0 S0 RT RT RT RT FT S1 FT 
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S0 RT S1 FT S0 RT FT S1 RT S1 FT S0 S1 FT 
N2241 6 2.868 0.38 0.38 92 1 
S1 S0 RT S1 S1 S1 S1 FT S1 S1 S1 S1 S1 S0 S0 S1 S1 FT FT FT 
S0 FT FT S1 S1 FT S1 S1 S1 S1 S0 S1 FT  
S0 S0 S1 FT S0 RT FT FT S1 RT FT RT S0 S0 FT RT S0 S0 RT 
FT FT S0 FT FT RT RT FT S1 FT FT S1 S1 FT 
C3540 
N938 77 36.505 0.23 0.41 8139 4 
FT S0 FT FT S0 RT RT RT FT RT RT RT RT FT S1 S1 S1 S1 S1 
S1 S1 S1 S1 RT RT RT FT S1 S1 FT FT S1 S1 S0 S1 S1 S1 S1 S1 
S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1  
FT S0 FT S0 FT RT RT RT FT RT RT RT RT FT S0 FT RT S0 S0 
S0 FT FT RT RT RT S0 FT S1 S0 RT RT RT RT S0 RT RT RT 
RT S0 RT S0 FT S1 S0 RT S0 RT RT RT S0 
N953 77 36.505 0.24 0.38 8130 4 
S1 S0 FT FT S0 RT RT S0 RT RT FT RT RT RT S1 S1 S1 S1 S1 
S1 S1 S1 S1 RT RT S0 FT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 
S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1  
S1 S0 FT S0 FT RT RT S0 RT RT FT RT RT RT S0 RT RT RT 
RT S0 FT FT RT RT RT S0 FT RT FT RT RT RT RT RT RT RT 
RT S0 S0 S1 RT FT RT S0 RT FT RT RT RT RT 
N1460 88 41.801 0.42 0.63 848 4 
S1 FT RT S1 FT FT FT FT S1 FT FT FT RT FT S1 S1 S1 S1 S1 
S1 S1 S1 S1 FT S1 S1 S1 S1 S1 FT S1 S1 S1 S1 S1 S1 S1 S1 S1 
S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1  
S1 FT RT FT FT FT FT FT S1 FT FT FT RT FT RT FT S0 RT S1 
RT S1 FT S1 FT RT S0 S1 S0 S0 FT FT FT FT FT FT FT FT S1 
S0 S0 S1 S0 S1 S1 S1 S0 S1 RT S0 S1 
N1464 88 41.801 0.51 0.64 837 4 
FT S1 RT FT FT FT FT S1 FT FT S1 FT RT S1 S1 S1 S1 S1 S1 
S1 S1 S1 S1 FT S1 S1 FT S1 S1 FT FT S1 S1 FT FT S1 FT S1 S1 
S1 S1 S1 S1 S1 S1 S1 FT S1 FT S1  
S1 FT RT FT FT FT FT FT S1 FT FT FT RT FT S0 RT S0 S1 FT 
FT S0 S0 RT FT RT FT S0 S0 S0 FT FT FT FT FT FT FT FT S1 
S1 FT FT S1 RT S1 S0 RT FT S1 FT RT 
N4629 26 11.174 0.03 0.29 41531 3 S0 S0 S0 S0 S0 S0 S0 S0 S1 S1 FT S0 FT RT S1 S1 S1 S1 S1 S1 S1 S1 S0 S0 S1 S0 S1 S1 S1 S1 S0 S1 S1 FT S0 FT RT S0 S1 S1 
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S1 S1 S1 S1 S1 S1 RT S1 S1 S1  
S1 S1 S0 S0 RT S0 S1 RT S1 RT RT S0 S0 RT RT S0 FT S1 RT 
S1 FT RT S0 FT S1 FT RT S1 RT RT FT FT S1 FT FT S0 RT RT 
RT S0 S0 FT RT S0 FT S1 RT FT S1 RT 
C6288 
N1714 28 11.905 0.62 0.62 14521 5 
FT RT RT RT RT RT RT RT RT RT RT RT RT RT RT S1 S0 S1 
S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 FT FT FT  
S0 RT S0 RT S0 RT S0 RT S0 RT S0 RT S0 RT S0 S1 RT S1 S1 
FT RT S1 FT S0 RT RT S1 S1 S0 S1 S1 S1 
N2266 16 6.586 0.88 0.92 14511 4 
S1 RT RT S1 S1 RT RT S1 S1 RT RT S1 S1 RT RT S1 FT FT S0 
S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 FT S1 S1  
S0 RT RT RT S0 S0 S0 RT RT RT S0 S0 S0 S0 RT S1 RT FT S0 
S1 S1 S0 FT S1 S0 FT RT S1 FT S0 FT S1 
N2362 17 7.264 0.95 0.91 21134 5 
RT RT S1 RT S0 S1 RT RT FT RT RT S1 S0 RT S1 FT S0 S1 FT 
S1 RT S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1  
RT RT S0 RT FT S1 FT S1 FT S1 FT S1 S1 S1 S0 S1 FT RT RT 
RT FT S1 RT FT S1 RT FT RT S0 S1 S0 S0 
N2368 17 7.264 0.85 0.83 8219 4 
S0 RT S1 S1 S1 RT RT S0 S1 FT FT RT S0 RT S1 FT S1 RT RT 
S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1 S1  
FT RT FT S0 S0 S1 S1 S0 RT S1 FT RT S0 RT RT S1 FT RT S1 
S0 FT S0 S0 RT S0 RT S0 RT S1 S1 FT S0 
N2881 18 7.477 0.53 0.86 4005 10 
FT S1 S1 RT RT S1 RT S1 RT FT S0 FT S0 FT RT S1 S1 RT S1 
S1 S1 S1 FT S1 S1 S1 S1 S1 S1 S1 S1 S1  
FT S0 S0 S0 S1 RT S1 FT S1 FT S0 S0 S1 S0 S1 S1 RT S0 S0 S0 
S0 RT S1 RT S1 S1 S0 S1 S0 FT S1 FT 
N3365 18 7.477 0.79 0.73 285 89 
S1 RT S1 S0 S1 S0 FT S1 S0 FT RT FT RT S1 FT RT S1 S1 S1 
S1 S1 S1 S1 S0 S1 S1 S1 S1 S1 S1 S1 S1  
RT S0 RT S1 FT FT S0 FT RT FT S1 RT S1 S0 FT RT S1 RT RT 
S1 S1 S0 S0 S1 S0 RT S0 RT S1 RT S0 S1 
N3371 18 7.477 0.55 0.83 59 79 FT RT S1 RT S1 RT S1 S1 RT S1 S0 FT S0 FT FT RT S1 S1 S1 
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S1 S1 S1 S1 RT S1 S1 S1 S1 S1 S1 S1 S1  
S1 S1 S1 S0 S0 S1 FT S1 FT FT S0 S0 S1 S1 S1 S1 S1 S1 RT S1 
RT FT S0 RT FT S1 RT RT RT S0 S1 FT 
N3504 37 16.595 0.62 0.60 360 4 
S0 RT S1 RT S1 S1 S1 RT RT S1 RT S1 FT S1 RT RT S1 S1 S1 
S1 S1 S1 S1 RT S1 S1 FT FT FT FT FT FT  
S1 RT S0 S1 RT FT RT S1 S1 S1 S1 S1 RT S1 RT S0 FT S1 RT 
S1 FT FT S0 RT S1 S0 FT S1 RT S1 RT RT 
N3514 37 16.595 0.60 0.66 359 5 
FT S1 S1 RT S1 S1 RT S1 S1 S1 RT S1 S1 RT FT S1 S1 S1 S1 S1 
S1 S1 S1 RT S1 S1 S1 S1 FT FT FT FT  
S0 S1 RT S1 S1 S1 S1 RT FT FT S1 S1 FT RT RT S1 FT S0 S1 
S0 RT S0 S1 RT S1 S0 S1 S1 S1 S0 FT S0 
N3524 37 16.595 0.61 0.61 277 79 
S0 RT RT S1 RT RT RT RT RT S1 S1 RT S1 RT S1 S1 S0 RT S1 
S1 S1 S1 S1 S1 RT S1 S1 S1 S1 FT FT FT  
FT S1 FT S1 S1 FT S1 S1 FT S1 S1 FT RT RT S0 S1 S0 S0 RT 
RT FT RT FT RT S1 RT RT FT S0 FT FT RT 
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6 Concluding Remarks 
6.1 Summary 
With the shrinking feature size and ever increasing clock frequencies, nowadays the DSM 
technology has led to a well known problem of Signal Integrity more especially in the 
connecting layout design. The aspect ratios of metal wires are increasing and also the ratio of 
coupling capacitance over substrate capacitance is also increasing. These factors result in 
electrical coupling of interconnects which leads to crosstalk problems. In this thesis an attempt 
has been made to model the crosstalk behaviour between aggressor and victim by considering 
the distributed RLGC parameters of interconnect and the coupling capacitance and mutual 
conductance between the two nets. The proposed model also considers the RC linear models of 
the CMOS drivers and receivers. More over as feature size of DSM chips decreases, they are 
very much susceptible to various manufacturing defects. The behaviour of crosstalk in the case 
of under etching problem has been studied and modelled by distributing and approximating the 
defect behaviour throughout the nets. In some cases several nets with similar transitions may 
influence together one net which leads to more crosstalk problems. An attempt has also been 
made to model the behaviour of crosstalk in case of one victim is influenced by several 
aggressors by considering all aggressors have similar effect on victim. In all the above cases 
simulations experiments were also carried out and compared with well-known circuit 
simulation tools like PSPICE. It has been proved that the generated crosstalk model is faster and 
the results generated are within 10% of error margin compared to latter simulation tool. 
Because of the accuracy and speed of the proposed model, the model is very useful for both 
SoC designers and test engineers to analyse the crosstalk behaviour. The model has also been 
applied by researchers for verification of worst-case numerical methods with the determination 
of critical parameters for crosstalk fault in DSM interconnects. 
Each manufactured device needs to be tested thoroughly to ensure the functionality before its 
delivery. The test pattern generation for crosstalk faults is also very important to test the 
corresponding crosstalk faults. In this thesis, the well-known PODEM algorithm for stuck-at 
faults is extended to generate the test patterns for crosstalk faults between single aggressor 
and single victim. Crosstalk faults are basically transition faults. PODEM generates test patterns 
for logic stuck-at faults. To apply modified PODEM for crosstalk faults, the transition behaviour 
has been divided into two logic parts as before transition and after transition. After finding 
individually required test patterns for before transition and after transition, the generated logic 
vectors are appended to create transition test patterns for crosstalk faults. The developed 
algorithm is also applied for a few ISCAS 85 benchmark circuits and the fault coverage is found 
excellent in most circuits. With the incorporation of proposed algorithm into the ATPG tools, 
the efficiency of testing will be improved by generating the test patterns for crosstalk faults 
besides for the conventional stuck-at faults. 
In generating test patterns for worst case crosstalk faults on single victim due to multiple 
aggressors, the modified PODEM algorithm is found to be more time consuming for some 
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victims. The search capability of Genetic Algorithms in finding the required combination of 
several input factors for any optimized problem attracted the author as generating the test 
pattern is also similar to finding the required vector out of several input transitions. Initially the 
GA is applied for generating test patterns for stuck-at faults and compared the results with 
PODEM algorithm. As the fault coverage is almost similar to the deterministic algorithm 
PODEM, the GA developed for stuck-at faults is extended to find test patterns for crosstalk 
faults between single aggressor and single victim. The elitist GA is also applied for a few ISCAS 
85 benchmark circuits. Later the algorithm is extended to generate test patterns for worst-case 
crosstalk faults. It has been proved that elitist GA developed in this thesis is also very useful in 
generating test patterns for crosstalk faults especially for worst-case crosstalk faults. 
6.2 Further improvements 
As technology advances further in DSM, the clock frequencies increases further and later the 
mutual inductances between interconnects may also play an important role in defining the 
crosstalk influence of aggressor on victim. In the work done in this thesis for modelling crosstalk 
faults only coupling capacitance and mutual conductance are considered. The author in [Pali 
2008(d)] has extended the model developed here by including the mutual inductance to 
analyse the crosstalk behaviour between aggressor and victim. For analysing the influence of 
multiple aggressors on single victim, in this thesis worst case situation is considered. The worst 
case crosstalk fault model could be further extended to analyse the influence of multiple 
aggressors on single victim for other transitions on aggressors. 
In the second part of this thesis, PODEM algorithm has been extended to generate test patterns 
for crosstalk faults. The same principle of test generation could also be used to extend other 
stuck-at fault test algorithms like FAN. In case of generating test patterns for worst-case 
crosstalk faults, a hybrid algorithm could be developed using both deterministic and genetic 
algorithms depending on the number of transitions and number of aggressors. This could be 
helpful further for both research oriented and commercial ATPG tools. 
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8 Appendix 
8.1 Appendix A 
The input-output voltage and current, using the ABCD model from Figure 3.1, are as: 
 
( )1 2
1 2
1
  1
a a
a a
V Vab a
I Ib
 +    
= ⋅    
    
 8.1  
 
( )1 2
1 2
1
1
p p
p p
V Vab a
I Ib
    + 
= ⋅    
         
8.2  
where, a = (r + sl)Δx, b = (g + sc)Δx and r, l, g, c be the per-unit-length resistance, self 
inductance, conductance and self capacitance (with respect to ground) of the distributed right-L 
“RLGC” model of both interconnects respectively and s be the Laplace variable. 
Adding (8.1) and (8.2) 
 
( )1 1 2 2
1 1 2 2
1
 1
a p a p
a p a p
V V V Vab a
I I I Ib
+ +    + 
= ⋅    + +       
 8.3  
At coupling nodes x1 and y1 in Figure 3.1 
 2 2a a fV V=  8.4  
 2 2p p fV V=  8.5  
 2 2m ma c g a fI I I I= + +  8.6  
 2 2m mp c g p fI I I I= − − +  8.7  
Adding (8.4) and (8.5) 
 2 2 2 2a p a f p fV V V V+ = +  8.8  
Adding (8.6) and (8.7) 
 2 2 2 2a p a f p fI I I I+ = +  8.9  
Substituting (8.8) and (8.9) in (8.3) 
 
( )1 1 2 2
1 1 2 2
1
 1
a p a f p f
a p a f p f
V V V Vab a
I I I Ib
+ +    + 
= ⋅    + +       
 8.10  
Subtracting (8.2) from (8.1) 
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( )1 1 2 2
1 1 2 2
1
1
a p a p
a p a p
V V V Vab a
I I I Ib
− −    + 
= ⋅    − −       
 8.11  
Subtracting (8.5) from (8.4) 
 2 2 2 2a p a f p fV V V V− = −  8.12  
Subtracting (8.7) from (8.6) 
 2 2 2 2 2 2m ma p a f p f c gI I I I I I− = − + +  8.13  
We know 
 ( )2 2mc m a f p fI sc x V V= ∆ −  8.14  
 ( )2 2mg m a f p fI g x V V= ∆ −  8.15  
Substituting (8.14) and (8.15) in (8.13) 
 ( ) ( )2 2 2 2 2 22a p a f p f m m a f p fI I I I g sc x V V− = − + + ∆ −  8.16  
Writing (8.12) and (8.16) in matrix form 
 ( )
2 2 2 2
2 2 2 2
1 0
2 1
a p a f p f
m ma p a f p f
V V V V
g sc xI I I I
− −    
= ⋅    + ∆− −       
 8.17  
Substituting (8.17) in (8.11) 
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1 1 2 2
1
1
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a p a f p f
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− −   + 
= ⋅    − −       
 8.18  
Where, 
 ( ) ( )( )2 2m md g g s c c x= + + + ∆  8.19  
Writing again (8.10) and (8.18) 
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1 1 2 2
1
1
a p a f p f
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I I I Ib
+ +   + 
= ⋅    + +       
 8.20  
 
( )1 1 2 2
1 1 2 2
1
1
a p a f p f
a p a f p f
V V V Vad a
I I I Id
− −   + 
= ⋅    − −       
 8.21  
Now, considering n such blocks the entire combination of aggressor-victim interconnect length 
(excluding the driver and receiver) can be modelled as 
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 ( )1 1 ( 1) ( 1)
1 1 ( 1) ( 1)
1
1
n
a p a n f p n f
a p a n f p n f
V V V Vab a
I I I Ib
+ +
+ +
+ +   + 
= ⋅    + +    
 8.22  
 ( )1 1 ( 1) ( 1)
1 1 ( 1) ( 1)
1
1
n
a p a n f p n f
a p a n f p n f
V V V Vad a
I I I Id
+ +
+ +
− −   + 
= ⋅    − −    
 8.23  
Now, the nth power (n → ∞) of both ABCD (square) matrices can be computed easily as shown 
in [Pali 2003]. Therefore, 
 
1 1 ( 1) ( 1)1 2
1 1 ( 1) ( 1)3 4
1 1 ( 1) ( 1)1 2
1 1 ( 1) ( 1)3 4
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I I I IB B
+ +
+ +
+ +
+ +
+ +    
= ⋅    + +    
− −    
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 8.24  
Where, 
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1 4 2 3
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8.25  
We know that at the output of the interconnects, 
 ( 1)a n f oaV V+ = , ( 1)p n f opV V+ = , ( 1)a n f oaI I+ =  and ( 1)p n f opI I+ =  8.26  
From (8.24) and (8.26) we can write (8.27), (8.28), (8.29) and (8.30) 
 ( ) ( )1 1 1 2a p oa op oa opV V A V V A I I+ = + + +  8.27  
 ( ) ( )1 1 1 2a p oa op oa opV V B V V B I I− = − + −  8.28  
 ( ) ( )1 1 3 4a p oa op oa opI I A V V A I I+ = + + +  8.29  
 ( ) ( )1 1 3 4a p oa op oa opI I B V V B I I− = − + −  8.30  
At the output of aggressor and victim, we know that 
 oa La oaI sC V= , op Lp opI sC V=  8.31  
Using (8.31) in (8.29) and (8.30) 
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 ( ) ( )1 1 3 4 3 4a p La oa Lp opI I A sA C V A sA C V+ = + + +  8.32  
 ( ) ( )1 1 3 4 3 4a p La oa Lp opI I B sB C V B sB C V− = + − +  8.33  
Adding (8.32) and (8.33) 
 ( ) ( ){ } ( ) ( ){ }1 3 4 3 4 3 4 3 42 a La La oa Lp Lp opI A sA C B sB C V A sA C B sB C V= + + + + + − +   
 ( ) ( ){ } ( ) ( ){ }1 3 4 3 4 3 4 3 40.5a La La oa Lp Lp opI A sA C B sB C V A sA C B sB C V = + + + + + − +   8.34  
 1a oa opI PV QV= +  8.35  
Where, 
 ( ) ( ){ }3 3 4 40.5 LaP A B sC A B= + + +  8.36  
 ( ) ( ){ }3 3 4 40.5 LpQ A B sC A B= − + −  8.37  
Subtracting (8.33) from (8.32) 
 ( ) ( ){ } ( ) ( ){ }1 3 4 3 4 3 4 3 42 p La La oa Lp Lp opI A sA C B sB C V A sA C B sB C V= + − + + + + +   
 ( ) ( ){ } ( ) ( ){ }1 3 4 3 4 3 4 3 40.5p La La oa Lp Lp opI A sA C B sB C V A sA C B sB C N V = + − + + + + +   8.38  
 1p oa opI MV NV= +  8.39  
Where, 
 ( ) ( ){ }3 3 4 40.5 LaM A B sC A B= − + −  8.40  
 ( ) ( ){ }3 3 4 40.5 LpN A B sC A B= + + +  8.41  
Using (8.31) in (8.27) and (8.28) 
 ( ) ( )1 1 1 2a p oa op La oa Lp opV V A V V A sC V sC V+ = + + +  8.42  
 ( ) ( )1 1 1 2a p oa op La oa Lp opV V B V V B sC V sC V− = − + −  8.43  
Rearranging (8.42) and (8.43) 
 ( ) ( )1 1 1 2 1 2a p La oa Lp opV V A sA C V A sA C V+ = + + +  8.44  
 ( ) ( )1 1 1 2 1 2a p La oa Lp opV V B sB C V B sB C V− = + − +  8.45  
 1 1a p oa opV V aV bV+ = +  8.46  
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 1 1a p oa opV V cV dV− = −  8.47  
Where 
 1 2 Laa A sA C= + , 1 2 Lpb A sA C= + , 1 2 Lac B sB C= +  and 1 2 Lpd B sB C= +  8.48  
Note that the terms ,a b  and d  in (8.48) are different from the ones in (8.20) and (8.21). From 
the input side of aggressor and victim we can write as: 
 
( ) 1
1
1
1
aia sa sa sa
ia asa
VV sR C R
I IsC
+    
= ⋅    
    
 8.49  
 
( ) 1
1
1
1
ip psp sp sp
ip psp
V VsR C R
I IsC
 +   
 = ⋅   
        
 8.50  
From (8.49) 
 ( ) 1 11ia sa sa a sa aV sR C V R I= + +  8.51  
 ( )( )1 ia sa oa opa
a
V R PV QV
V
h
− +
=  8.52  
Where, 
 ( )1a sa sah sR C= +  8.53  
Similarly from (8.50) 
 
( )( )
1
ip sp oa op
p
p
V R MV NV
V
h
− +
=  8.54  
Where, 
 ( )1p sp sph sR C= +  8.55  
Substituting (8.52) and (8.54) in (8.46) 
 
( )( ) ( )( )ia sa oa op ip sp oa op
oa op
a p
V R PV QV V R MV NV
aV bV
h h
− + − +
+ = +   
 ip sp spia sa saop oa
a p a p a p
V R N R MV R Q R Pb V a V
h h h h h h
   
+ − + + = + +      
   
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( )p ia a ip a p sa p sp a op
oa
a p sa p sp a
h V h V h h b R Qh R Nh V
V
h h a R Ph R Mh
+ − + +
=
+ +
  
 2
1
p ia a ip op
oa
h V h V F V
V
F
+ −
=  8.56  
Where, 
 2 sa p sp a a pF R Qh R Nh bh h= + +   
 1 sa p sp a a pF R Ph R Mh ah h= + +   
 
Substituting (8.52), (8.54) and (8.56) in (8.47) 
 
( )( ) ( )( )ia sa oa op ip sp oa op
oa op
a p
V R PV QV V R MV NV
cV dV
h h
− + − +
− = −   
 ip sp spia sa saoa op
a p a p a p
V R M R NV R P R Qc V d V
h h h h h h
   
− − + − = − −      
   
  
 ( ) ( )p ia a ip a p sa p sp a oa sa p sp a a p oph V h V h h c R Ph R Mh V R Qh R Nh h h d V− − + − = + −   
 1 2p ia a ip oa oph V h V G V G V− − =  8.57  
Where, 
 1 sa p sp a a pG R Ph R Mh ch h= − +   
 2 sa p sp a a pG R Qh R Nh dh h= − −   
Substituting (8.56) in (8.57) 
 21 2
1
p ia a ip op
p ia a ip op
h V h V F V
h V h V G G V
F
+ − 
− − = 
 
  
 
( ) ( )1 1 1 1 2 1 1 2
1 1 1
p a
ia ip op
h F G h F G G F G FV V V
F F F
− + −
− =   
 
( ) ( )1 1 1 1
2 1 1 2 2 1 1 2
p a
op ia ip
h F G h F G
V V V
G F G F G F G F
− +
= −
− −
  
 
( ) ( )1 1 1 1
1 2 2 1 1 2 2 1
p a
op ia ip
h G F h G F
V V V
G F G F G F G F
− +
= +
− −
 8.58  
Substituting (8.58) in (8.56) 
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( ) ( )1 1 1 1
2
1 2 2 1 1 2 2 1
1
p a
p ia a ip ia ip
oa
h G F h G F
h V h V F V V
G F G F G F G F
V
F
− +
+ − +  − − =   
 1 2poa
h G F
V =
2 1 2 1G F F G− −( )2 1 1 2ia aF F V h G F+ + 2 1 2 1G F F G− −( )
( )
2 1
1 1 2 2 1
ipF F V
F G F G F
−
−
  
 
( ) ( )2 2 2 2
1 2 2 1 1 2 2 1
p a
oa ia ip
h G F h G F
V V V
G F G F G F G F
− − − +
= +
− −
 8.59  
Rewriting (8.58) and (8.59)  
 
( ) ( )1 1 1 1
1 2 2 1 1 2 2 1
p a
op ia ip
h G F h G F
V V V
G F G F G F G F
− +
= +
− −
 8.60  
 
( ) ( )2 2 2 2
1 2 2 1 1 2 2 1
p a
oa ia ip
h G F h G F
V V V
G F G F G F G F
− − − +
= +
− −
 8.61  
Rearranging (8.60) 
 ( )1 1 12a sp p aG F h R M c a h h T − = − + − =   8.62  
 ( )1 1 22p sa a pG F h R P c a h h T+ = + + =    8.63  
Rearranging (8.61) 
 ( )2 2 32a sp p aG F h R N d b h h T − = − − + =   8.64  
 ( )2 2 42p sa a pG F h R Q d b h h T+ = − − =    8.65  
 ( ) ( )( ) ( )( )1 2 2 1 1 1 2 2 1 1 2 22 G F G F G F G F G F G F− = − + − + −  8.66  
 ( ) ( )1 2 2 1 1 4 2 32 a pG F G F h h T T T T− = −  8.67  
 ( ) ( )
1 2
1 4 2 3 1 4 2 3
2 2
op ia ip
T TV V V
T T T T T T T T
= +
− −
 8.68  
 ( ) ( )
3 4
1 4 2 3 1 4 2 3
2 2
oa ia ip
T TV V V
T T T T T T T T
− −
= +
− −
 8.69  
 
From (8.68) and (8.69) one can find the outputs of both victim and aggressor based on the 
inputs of aggressor and victim. Obviously the terms T1 through T4 are functions of interconnect 
and driver parameters. The terms could be calculated as follows.  
Initially some important infinite series for calculating the coefficients are listed below.  
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( )
2 4 6 8 10 12 14
1 ....... cosh
2! 4! 6! 8! 10! 12! 14!
x x x x x x x x+ + + + + + + + =
 
8.70  
( )
3 5 7 9 11 13 15
....... sinh
3! 5! 7! 9! 11! 13! 15!
x x x x x x xx x+ + + + + + + + =
 
8.71  
( ) ( )2 4 6 8 10
2 3
cosh sinh1 3 6 10 15 21 .......
4! 6! 8! 10! 12! 14! 8 8
x xx x x x x
x x
+ + + + + + = −
 
8.72  
( ) ( ) ( ) ( )2 4 6
4 5 6 7
cosh sinh 5cosh 5sinh1 5 15 35 .......
8! 10! 12! 14! 384 64 128 128
x x x xx x x
x x x x
+ + + + = − + −
 
8.73  
( ) ( ) ( )
( ) ( )
2 4 6
5 6 7
8 9
sinh 5cosh 15sinh1 5 15 35 .......
9! 11! 13! 15! 384 192 128
35cosh 35sinh
                                                  
128 128
x x xx x x
x x x
x x
x x
+ + + + = − +
− +
 8.74  
From (8.25) ( )( )r sl g scθ = + + . We can derive the multiples of θ  as follows. 
 
( ) ( )
( )
2
2
2
    
    
r sl g sc
rg rc gl s lcs
x ys zs
θ = + ⋅ +
= + + +
= + +
 8.75  
Where , ,x rg y rc gl z lc= = + =  
 
( )( )
( )( )
( )
4 2 2 2 2
2 2
2 2 2 3 2 4
    
    2 2 2
x ys zs x ys zs
x ys zs x ys zs
x xys y xz s yzs z s
θ θ θ= ⋅ = + + + +
= + + + +
= + + + + +
 8.76  
 ( )( )( )
( ) ( ) ( )
6 4 2
2 2 2 3 2 4 2
3 2 2 2 2 3 3 2 2 4
    2 2 2
    3 3 3 6 3 3
x xys y xz s yzs z s x ys zs
x x ys xy x z s y xyz s xz y z s
θ θ θ= ⋅
= + + + + + + +
= + + + + + + +
 8.77  
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( ) ( )
( )
( )
( ) ( )
( )
8 6 2
3 2 2 2 2 3 3
2
2 2 4
4 3 2 2 3 2 3 2 3
2 2 2 4 4
3 3 3 6
    
3 3
    4 6 4 4 12
       6 12
x x ys xy x z s y xyz s
x ys zs
xz y z s
x x ys x y x z s xy x yz s
x z xy z y s
θ θ θ= ⋅
 + + + + +
 = + +
 + + 
= + + + + +
+ + +
 8.78  
 
( ) ( )
( )
( )
( ) ( )
( )
10 8 2
4 3 2 2 3 2 3 2 3
2
2 2 2 4 4
5 4 3 2 4 2 2 3 3 3
3 2 2 2 4 4
4 6 4 4 12
     
6 12
     5 10 5 10 20
        10 30 5
x x ys x y x z s xy x yz s
x ys zs
x z xy z y s
x x ys x y x z s x y x yz s
x z x y z xy s
θ θ θ= ⋅
 + + + + +
 = + +
 + + + 
= + + + + +
+ + +
 8.79  
 
( ) ( )
( )
( )
( ) ( )
( )
12 10 2
5 4 3 2 4 2 2 3 3 3
2
3 2 2 2 4 4
6 5 4 2 5 2 3 3 4 3
4 2 3 2 2 4 4
5 10 5 10 20
     
10 30 5
     6 15 6 20 30
        15 60 15
x x ys x y x z s x y x yz s
x ys zs
x z x y z xy s
x x ys x y x z s x y x yz s
x z x y z x y s
θ θ θ= ⋅
 + + + + +
 = + +
 + + + 
= + + + + +
+ + +
 8.80  
 
( ) ( )
( )
( )
( ) ( )
( )
14 12 2
6 5 4 2 5 2 3 3 4 3
2
4 2 3 2 2 4 4
7 6 5 2 6 2 4 3 5 3
5 2 4 2 3 4 4
6 15 6 20 30
     
15 60 15
     7 21 7 35 42
        21 105 35
x x ys x y x z s x y x yz s
x ys zs
x z x y z x y s
x x ys x y x z s x y x yz s
x z x y z x y s
θ θ θ= ⋅
 + + + + +
 = + +
 + + + 
= + + + + +
+ + +
 8.81  
Now consider the following infinite series based on the equations from (8.70) to (8.74). Note 
that x rg=  in the following series. 
( ) ( ) ( ) ( ) ( )
2 4 6 8
01 ....... cosh2! 4! 6! 8!
xL xL xL xL
xL S+ + + + + = =  8.82  
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( ) ( ) ( ) ( ) ( ) ( )
3 5 7 9
1
....... sinh
3! 5! 7! 9!
                                                                                        
xL xL xL xL
xL xL
S
+ + + + + =
=
 8.83  
( ) ( ) ( ) ( )
( )
( )
( )
( )
2 4 6 8
2 3
2
3 6 10 151 .......
4! 6! 8! 10! 12!
cosh sinh
                                        
8 8
                                        
xL xL xL xL
xL xL
xL xL
S
+ + + + +
= −
=
 
8.84  
( ) ( ) ( ) ( )
( )
( )
( )
( )
( )
( )
2 4 6 8
3 4 5
3
4 10 20 351 .......
6! 8! 10! 12! 14!
sinh cosh sinh
                                
48 16 16
                                
xL xL xL xL
xL xL xL
xL xL xL
S
+ + + + +
= − +
=
 8.85  
( ) ( ) ( )
( )
( )
( )
( )
( )
( )
( )
( )
2 4 6
4 5 6 7
4
5 15 351 .......
8! 10! 12! 14!
cosh sinh 5cosh 5sinh
                              
384 64 128 128
                              
xL xL xL
xL xL xL xL
xL xL xL xL
S
+ + + +
= − + −
=
 8.86  
 
Now we can derive the required coefficients using the equations (8.75) to (8.86) as follows. 
Note that all terms are approximated to fourth order. 
From (8.25) 
 
( )
( ) ( ) ( ) ( )
1
2 4 6 8
2 3 4
10 11 12 13 14
cosh
1 .......
2! 4! 6! 8!
A L
L L L L
a a s a s a s a s
θ
θ θ θ θ
=
⇒ + + + + = + + + + +
 8.87  
Substituting (8.75) to (8.81) in (8.87) we get 
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 ( ) ( ) ( ) ( )
2 2 4 3 6 4 8
10
2 4 6 8
0
1 ......
2! 4! 6! 8!
    1 ......
2! 4! 6! 8!
    
xL x L x L x La
xL xL xL xL
S
= + + + + +
= + + + + +
=
 
8.88  
 
 ( ) ( ) ( ) ( ) ( )
2 4 2 6 3 8 4 10
11
3 5 7 9
1
2 3 4 5 ......
2! 4! 6! 8! 10!
    ......
3! 5! 7! 9!2
    
2
yL xyL x yL x yL x yLa
xL xL xL xLyL xL
x
yL S
x
= + + + + +
 
 = + + + + +  
 
=
 8.89  
 
 
( ) ( ) ( )
( )
2 4 2 2 6 2 2 3 82
12
3 2 4 10
2 4 2 6 3 8 4 10
2 4 2 6 2 2 8 3 2 10
2 3 3 6 4
2! 4! 6! 8!
10 5
         ......
10!
2 3 4 5     ......
2! 4! 6! 8! 10!
3 6 10         ......
4! 6! 8! 10!
y xz L xy x z L x y x z LzLa
x y x z L
zL xzL x zL x zL x zL
y L xy L x y L x y L
+ + +
= + + +
+
+ +
 
= + + + + + 
 

+ + + + +
( ) ( ) ( ) ( ) ( )
( ) ( ) ( )
3 5 7 9
2 4 6
2 4
2 4
1 2
     ......
3! 5! 7! 9!2
3 6 101         ......
4! 6! 8! 10!
     
2
xL xL xL xLzL xL
x
xL xL xL
y L
zL S y L S
x

 
 
 
 = + + + + +  
 
 
 + + + + +  
 
= +
 
8.90  
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( ) ( )
( ) ( )
3 6 3 2 84
13
2 3 3 10 3 3 4 12
4 6 2 8 3 10 4 12
3 6 3 8 2
6 4 122
4! 6! 8!
10 20 20 30
           ......
10! 12!
2 6 12 20 30    ......
4! 6! 8! 10! 12!
4 10           
6! 8!
y xyz L xy x yz LyzLa
x y x yz L x y x yz L
yzL xyzL x yzL x yzL x yzL
y L xy L x
+ +
= + +
+ +
+ + +
 
= + + + + + 
 
+ + +
( ) ( ) ( ) ( )
( ) ( ) ( )
3 10 3 3 12
2 4 6 8
4
2 4 6
3 6
4 3 6
2 3
20 ......
10! 12!
3 6 10 151    2 ......
4! 6! 8! 10! 12!
4 10 201           ......
6! 8! 10! 12!
    2
y L x y L
xL xL xL xL
yzL
xL xL xL
y L
yzL S y L S
 
+ + 
 
 
 = + + + + +  
 
 
 + + + + +  
 
= +
 
8.91  
 
 
( ) ( )
( ) ( )
2 2 6 2 2 2 4 82 4
14
3 2 2 2 4 10 4 2 3 2 2 4 12
2 4 2 6 2 2 8 3 2 10 4 2 12
3 3 6 12
4! 6! 8!
10 30 5 15 60 15
            ......
10! 12!
3 6 10 15    ......
4! 6! 8! 10! 12!
3            
xz y z L x z xy z y Lz La
x z x y z xy L x z x y z x y L
z L xz L x z L x z L x z L
+ + +
= + +
+ + + +
+ + +
 
= + + + + + 
 
+
( ) ( ) ( ) ( )
2 6 2 8 2 2 10 3 2 12
4 8 4 10 2 4 12
2 4 6 8
2 4
2 6
12 30 60 ......
6! 8! 10! 12!
5 15            ......
8! 10! 12!
3 6 10 151    ......
4! 6! 8! 10! 12!
41            3
6!
y zL xy zL x y zL x y zL
y L xy L x y L
xL xL xL xL
z L
y zL
 
+ + + + 
 
 
+ + + + 
 
 
 = + + + + +  
 
+ +
( ) ( ) ( )
( ) ( )
2 4 6
2 4
4 8
2 4 2 6 4 8
2 3 4
10 20
......
8! 10! 12!
5 151            ......
8! 10! 12!
    3
xL xL xL
xL xL
y L
z L S y zL S y L S
 
 + + +  
 
 
 + + + +  
 
= + +
 
8.92  
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From (8.25) 
 
( )
( ) ( ) ( )
( ) ( ) ( ) ( )
( )
2 0
3 5 7
2 3 4
20 21 22 23 24 0
2 4 6 8
0
sinh
......
3! 5! 7!
                                      1 ......
3! 5! 7! 9!
                                 1
A Z L
L L L
a a s a s a s a s Z L
L L L L
Z L
r sl L
θ
θ θ θ
θ
θ θ θ θ
θ
=
 
⇒ + + + + = + + + + 
 
 
 
= + + + + + 
 
 
= + +
( ) ( ) ( ) ( )2 4 6 8 ......
3! 5! 7! 9!
L L L Lθ θ θ θ 
+ + + + 
 
 
 8.93  
Let us assume the following 
 ( ) ( ) ( ) ( )
2 4 6 8
2 3 4
00 01 02 03 04 1 ......3! 5! 7! 9!
L L L L
a a s a s a s a s
θ θ θ θ
+ + + + = + + + + +  8.94  
Substituting (8.75) to (8.81) in (8.94) we get 
 ( ) ( ) ( ) ( ) ( )
2 2 4 3 6 4 8
00
3 5 7 9
1
1 ......
3! 5! 7! 9!
1    ......
3! 5! 7! 9!
1    
xL x L x L x La
xL xL xL xL
xL
xL
S
xL
= + + + + +
 
 = + + + + +  
 
=
 8.95  
 ( ) ( ) ( )
2 4 2 6 3 8 4 10
01
2 4 6
2
2
2
2 3 4 5 ......
3! 5! 7! 9! 11!
3 6 101    4 ......
4! 6! 8! 10!
    4
yL xyL x yL x yL x yLa
xL xL xL
yL
yL S
= + + + + +
 
 = + + + +  
 
=
 8.96  
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( ) ( )
( ) ( )
2 4 2 2 62
02
2 2 3 8 3 2 4 10
2 4 2 6 3 8 4 10
2 4 2 6 2 2 8 3 2 10
2 3 3
3! 5! 7!
6 4 10 5
             ......
9! 11!
2 3 4 5     ......
3! 5! 7! 9! 11!
3 6 10             
5! 7! 9! 11!
y xz L xy x z LzLa
x y x z L x y x z L
zL xzL x zL x zL x zL
y L xy L x y L x y L
+ +
= + +
+ +
+ + +
 
= + + + + + 
 
+ + + +
( ) ( ) ( )
( ) ( ) ( )
2 4 6
2
2 4 6
2 4
2 2 4
2 3
......
3 6 101     4 ......
4! 6! 8! 10!
4 10 201             6 ......
6! 8! 10! 12!
     4 6
xL xL xL
zL
xL xL xL
y L
zL S y L S
 
+ 
 
 
 = + + + +  
 
 
 + + + + +  
 
= +
 
8.97  
 
 
( ) ( )
( ) ( )
3 6 3 2 84
03
2 3 3 10 3 3 4 12
4 6 2 8 3 10 4 12
3 6
6 4 122
5! 7! 9!
10 20 20 30
                ......
11! 13!
2 6 12 20 30    ......
5! 7! 9! 11! 13!
4                
7!
y xyz L xy x yz LyzLa
x y x yz L x y x yz L
yzL xyzL x yzL x yzL x yzL
y L xy
+ +
= + +
+ +
+ + +
 
= + + + + + 
 
+ +
( ) ( ) ( ) ( )
( ) ( ) ( )
3 8 2 3 10 3 3 12
2 4 6 8
4
2 4 6
3 6
4 3 6
3 4
10 20 ......
9! 11! 13!
4 10 20 351    12 ......
6! 8! 10! 12! 14!
5 15 351                8 ......
8! 10! 12! 14!
    12 8
L x y L x y L
xL xL xL xL
yzL
xL xL xL
y L
yzL S y L S
 
+ + + 
 
 
 = + + + + +  
 
 
 + + + + +  
 
= +
 
8.98  
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( ) ( ) ( )
( ) ( )
2 2 6 2 2 2 4 8 3 2 2 2 4 102 4
04
4 2 3 2 2 4 12 5 2 4 2 3 4 14
2 4 2 6 2 2 8 3 2 10
3 3 6 12 10 30 5
5! 7! 9! 11!
15 60 15 21 105 35
                   ......
13! 15!
3 6 10 15    
5! 7! 9! 11!
xz y z L x z xy z y L x z x y z xy Lz La
x z x y z x y L x z x y z x y L
z L xz L x z L x z L x
+ + + + +
= + + +
+ + + +
+ + +
= + + + +
4 2 12 5 2 14
2 6 2 8 2 2 10 3 2 12 4 2 14
4 8 4 10 2 4 12 3 4 14
21 ......
13! 15!
3 12 30 60 105                   ......
7! 9! 11! 13! 15!
5 15 35                   ......
9! 11! 13! 15!
z L x z L
y zL xy zL x y zL x y zL x y zL
y L xy L x y L x y L
 
+ + 
 
 
+ + + + + + 
 
+ + + + +
( ) ( ) ( ) ( )
( ) ( ) ( )
( ) ( ) ( )
2 4 6 8
2 4
2 4 6
2 6
2 4 6
4 8
4 10 20 351    6 ......
6! 8! 10! 12! 14!
5 15 351                   24 ......
8! 10! 12! 14!
5 15 351                   ...
9! 11! 13! 15!
xL xL xL xL
z L
xL xL xL
y zL
xL xL xL
y L
 
 
 
 
 = + + + + +  
 
 
 + + + + +  
 
+ + + + +
2 4 2 6 4 8
3 4 5
...
    6 24z L S y zL S y L S
 
 
  
 
= + +
 
8.99  
 
Now from (8.93) to (8.99) we can write the following 
 ( ) ( )2 3 4 2 3 420 21 22 23 24 00 01 02 03 04a a s a s a s a s r sl L a a s a s a s a s+ + + + = + + + + +  8.100  
Where  
 20 00a rLa=  8.101  
 ( )21 00 01a L la ra= +  8.102  
 ( )22 01 02a L la ra= +  8.103  
 ( )23 02 03a L la ra= +  8.104  
 ( )24 03 04a L la ra= +  8.105  
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Again from (8.25) 
 
( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
3
0
3 5 7 9
2 3 4
30 31 32 33 34
0
2 4 6 8
0
1 sinh
1 ......
3! 5! 7! 9!
                                                      1 ......
3! 5! 7! 9!
                 
A L
Z
L L L L
a a s a s a s a s L
Z
L L L LL
Z
θ
θ θ θ θ
θ
θ θ θ θθ
=
 
⇒ + + + + = + + + + + 
 
 
 
= + + + + + 
 
 
( ) ( ) ( ) ( ) ( )
2 4 6 8
                           1 ......
3! 5! 7! 9!
L L L L
g sc L
θ θ θ θ 
= + + + + + + 
 
 
 8.106  
From (8.94) and (8.106) 
 ( ) ( )2 3 4 2 3 430 31 32 33 34 00 01 02 03 04a a s a s a s a s g sc L a a s a s a s a s+ + + + = + + + + +  8.107  
Where 
 30 00a gLa=  8.108  
 ( )31 00 01a L ca ga= +  8.109  
 ( )32 01 02a L ca ga= +  8.110  
 ( )33 02 03a L ca ga= +  8.111  
 ( )34 03 04a L ca ga= +  8.112  
 
From (8.25) 
 ( )4 1coshA L Aθ= =  8.113  
From (8.87) and (8.113) 
 40 10a a=  8.114  
 41 11a a=  8.115  
 42 12a a=  8.116  
 43 13a a=  8.117  
 44 14a a=  8.118  
Assume the following in (8.25) 
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2
2
e m
e m
g g g
c c c
= +
= +
 8.119  
From (8.25) ( ) ( )e er sl g scγ = + ⋅ + . We can derive the multiples of γ  as follows. 
 
( ) ( )
( )
2
2
2
    
    
e e
e e e e
e e e
r sl g sc
rg rc g l s lc s
x y s z s
γ = + ⋅ +
= + + +
= + +
 8.120  
Where , ,e e e e e e ex rg y rc g l z lc= = + =  
The other multiples of γ  could be derived similar to (8.76) to (8.81). Similar to the calculation 
of terms A1, A2, A3 and A4 the terms for B1, B2, B3 and B4 could be calculated as follows. 
 
( ) ( )
( )
2
2
2
    
    
e e
e e e e
e e e
r sl g sc
rg rc g l s lc s
x y s z s
γ = + ⋅ +
= + + +
= + +
 8.121  
 ( )0 coshe eS x L=  8.122  
 ( )1 sinhe eS x L=  8.123  
 
( )
( )
( )
( )
2 2 3
cosh sinh
8 8
e e
e
e e
x L x L
S
x L x L
= −  8.124  
 
( )
( )
( )
( )
( )
( )
3 3 4 5
sinh cosh sinh
48 16 16
e e e
e
e e e
x L x L x L
S
x L x L x L
= − +  8.125  
 
( )
( )
( )
( )
( )
( )
( )
( )
4 4 5 6 7
cosh sinh 5cosh 5sinh
384 64 128 128
e e e e
e
e e e e
x L x L x L x L
S
x L x L x L x L
= − + −  8.126  
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( )
( )
( )
( )
( )
( )
( )
( )
( )
( )
5 5 6 7
8 9
sinh 5cosh 15sinh
384 192 128
35cosh 35sinh
         
128 128
e e e
e
e e e
e e
e e
x L x L x L
S
x L x L x L
x L x L
x L x L
= − +
− +
 8.127  
From (8.25) 
 
( )
( ) ( ) ( ) ( )
1
2 4 6 8
2 3 4
10 11 12 13 14
cosh
1 .......
2! 4! 6! 8!
B L
L L L L
b b s b s b s b s
γ
γ γ γ γ
=
+ + + + = + + + + +
 8.128  
Where 
 10 0eb S=  8.129  
 11 12
e
e
e
y Lb S
x
=  8.130  
 
2 4
12 1 22
e
e e e
e
z Lb S y L S
x
= +  8.131  
 34 613 2 32 e e e e eb y z L S y L S= +  8.132  
 2 2 44 6 814 2 3 43e e e e e e eb z L S y z L S y L S= + +  8.133  
 
From (8.25) 
 
( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
2 0
3 5 7 9
2 3 4
20 21 22 23 24 0
2 4 6 8
0
sinh
......
3! 5! 7! 9!
                                            1 ......
3! 5! 7! 9!
                           
e
e
e
B Z L
L L L L
b b s b s b s b s Z L
L L L L
Z L
γ
γ γ γ γ
γ
γ γ γ γ
γ
=
 
+ + + + = + + + + + 
 
 
 
= + + + + + 
 
 
( ) ( ) ( ) ( ) ( )
2 4 6 8
            1 ......
3! 5! 7! 9!
L L L L
r sl L
γ γ γ γ 
= + + + + + + 
 
 
 8.134  
Assume that 
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 ( ) ( ) ( ) ( )
2 4 6 8
2 3 4
00 01 02 03 04 1 ......3! 5! 7! 9!
L L L L
b b s b s b s b s
γ γ γ γ
+ + + + = + + + + +  8.135  
Similar to (8.94) we can calculate the coefficients in (8.135) as follows 
 00 1
1
e
e
b S
x L
=  8.136  
 201 24 e eb y L S=  8.137  
 22 402 2 34 6e e e eb z L S y L S= +  8.138  
 34 603 3 412 8e e e e eb y z L S y L S= +  8.139  
 2 2 44 6 804 3 4 56 24e e e e e e eb z L S y z L S y L S= + +  8.140  
Now we can calculate the coefficients of B2 in (8.134) as follows 
 20 00b rLb=  8.141  
 ( )21 00 01b L lb rb= +  8.142  
 ( )22 01 02b L lb rb= +  8.143  
 ( )23 02 03b L lb rb= +  8.144  
 ( )24 03 04b L lb rb= +  8.145  
From (8.25) 
 
( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( ) ( )
3
0
3 5 7 9
2 3 4
30 31 32 33 34
0
2 4 6 8
1 sinh
1 ......
3! 5! 7! 9!
                                         1 ......
3! 5! 7! 9!
                         
e
e
e e
B L
Z
L L L L
b b s b s b s b s L
Z
L L L L
g sc L
γ
γ γ γ γ
γ
γ γ γ γ
=
 
⇒ + + + + = + + + + + 
 
 
 
= + + + + + + 
 
 
( ) ( )2 3 400 01 02 03 04                e eg sc L b b s b s b s b s= + + + + +
 
8.146  
Where 
 30 00eb g Lb=  8.147  
 ( )31 00 01e eb L c b g b= +  8.148  
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 ( )32 01 02e eb L c b g b= +  8.149  
 ( )33 02 03e eb L c b g b= +  8.150  
 ( )34 03 04e eb L c b g b= +  8.151  
Again from (8.25) 
 ( )4 1coshB L Bγ= =  8.152  
Where 
 40 10b b=  8.153  
 41 11b b=  8.154  
 42 12b b=  8.155  
 43 13b b=  8.156  
 44 14b b=  8.157  
Next we can calculate the coefficients in (8.48) as follows 
 ( )
( )
1 2
2 3 4 2 3 4
0 1 2 3 4 10 11 12 13 14
2 3 4
20 21 22 23 24                                                        
La
La
a A sA C
a a s a s a s a s a a s a s a s a s
s a a s a s a s a s C
= +
⇒ + + + + = + + + +
+ + + + +
 8.158  
Where 
 
0 10
1 11 20
2 12 21
3 13 22
4 14 23
La
La
La
La
a a
a a C a
a a C a
a a C a
a a C a
=
= +
= +
= +
= +
 8.159  
Similarly 
 ( )
( )
1 2
2 3 4 2 3 4
0 1 2 3 4 10 11 12 13 14
2 3 4
20 21 22 23 24                                                        
Lp
Lp
b A sA C
b b s b s b s b s a a s a s a s a s
s a a s a s a s a s C
= +
⇒ + + + + = + + + +
+ + + + +
 8.160  
 
 
Where 
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0 10
1 11 20
2 12 21
3 13 22
4 14 23
Lp
Lp
Lp
Lp
b a
b a C a
b a C a
b a C a
b a C a
=
= +
= +
= +
= +
 8.161  
Similarly 
 ( )
( )
1 2
2 3 4 2 3 4
0 1 2 3 4 10 11 12 13 14
2 3 4
20 21 22 23 24                                                        
La
La
c B sB C
c c s c s c s c s b b s b s b s b s
s b b s b s b s b s C
= +
⇒ + + + + = + + + +
+ + + + +
 8.162  
Where 
 
0 10
1 11 20
2 12 21
3 13 22
4 14 23
La
La
La
La
c b
c b C b
c b C b
c b C b
c b C b
=
= +
= +
= +
= +
 8.163  
Similarly 
 ( )
( )
1 2
2 3 4 2 3 4
0 1 2 3 4 10 11 12 13 14
2 3 4
20 21 22 23 24                                                        
Lp
Lp
d B sB C
d d s d s d s d s b b s b s b s b s
s b b s b s b s b s C
= +
⇒ + + + + = + + + +
+ + + + +
 8.164  
Where 
 
0 10
1 11 20
2 12 21
3 13 22
4 14 23
Lp
Lp
Lp
Lp
d b
d b C b
d b C b
d b C b
d b C b
=
= +
= +
= +
= +
 8.165  
Next the coefficients for P, Q, M and N in (8.36), (8.37), (8.40) and (8.41) can be calculated as 
follows 
 ( ) ( ){ }3 3 4 40.5 LaP A B sC A B= + + +  8.166  
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( )
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
0 30 30
1 31 31 40 40
2 32 32 41 41
3 33 33 42 42
4 34 34 43 43
0.5
0.5
0.5
0.5
0.5
La
La
La
La
p a b
p a b C a b
p a b C a b
p a b C a b
p a b C a b
= +
= + + +
= + + +
= + + +
= + + +
 8.167  
 
 ( ) ( ){ }3 3 4 40.5 LpQ A B sC A B= − + −  8.168  
 
( )
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
0 30 30
1 31 31 40 40
2 32 32 41 41
3 33 33 42 42
4 34 34 43 43
0.5
0.5
0.5
0.5
0.5
Lp
Lp
Lp
Lp
q a b
q a b C a b
q a b C a b
q a b C a b
q a b C a b
= −
= − + −
= − + −
= − + −
= − + −
 8.169  
 
 ( ) ( ){ }3 3 4 40.5 LaM A B sC A B= − + −  8.170  
 
( )
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
0 30 30
1 31 31 40 40
2 32 32 41 41
3 33 33 42 42
4 34 34 43 43
0.5
0.5
0.5
0.5
0.5
La
La
La
La
m a b
m a b C a b
m a b C a b
m a b C a b
m a b C a b
= −
= − + −
= − + −
= − + −
= − + −
 8.171  
 
 ( ) ( ){ }3 3 4 40.5 LpN A B sC A B= + + +  8.172  
 
( )
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
( ) ( ){ }
0 30 30
1 31 31 40 40
2 32 32 41 41
3 33 33 42 42
4 34 34 43 43
0.5
0.5
0.5
0.5
0.5
Lp
Lp
Lp
Lp
n a b
n a b C a b
n a b C a b
n a b C a b
n a b C a b
= +
= + + +
= + + +
= + + +
= + + +
 8.173  
Now the coefficients for T terms (8.68) and (8.69) can be calculated as follows 
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( )
( )( )
1 2
   2 1
sp p
sp sp sp
T R M c a h
R M c a sR C
= − + −
= − + − +
 8.174  
 
( )
( ) ( )
( ) ( )
( ) ( )
( ) ( )
10 0 0 0
11 1 1 1 0 0
12 2 2 2 1 1
13 3 3 3 2 2
14 4 4 4 3 3
2
2
2
2
2
sp
sp sp sp
sp sp sp
sp sp sp
sp sp sp
t R m c a
t R m c a c a R C
t R m c a c a R C
t R m c a c a R C
t R m c a c a R C
= − + −
= − + − + −
= − + − + −
= − + − + −
= − + − + −
 8.175  
 
 
( )
( )( )
2 2
   2 1
sa a
sa sa sa
T R P c a h
R P c a sR C
= + +
= + + +
 8.176  
 
( )
( ) ( )
( ) ( )
( ) ( )
( ) ( )
20 0 0 0
21 1 1 1 0 0
22 2 2 2 1 1
23 3 3 3 2 2
24 4 4 4 3 3
2
2
2
2
2
sa
sa sa sa
sa sa sa
sa sa sa
sa sa sa
t R p c a
t R p c a c a R C
t R p c a c a R C
t R p c a c a R C
t R p c a c a R C
= + +
= + + + +
= + + + +
= + + + +
= + + + +
 8.177  
 
 
( )
( )( )
3 2
   2 1
sp p
sp sp sp
T R N d b h
R N d b sR C
= − − +
= − − + +
 8.178  
 
( )
( ) ( )
( ) ( )
( ) ( )
( ) ( )
10 0 0 0
11 1 1 1 0 0
12 2 2 2 1 1
13 3 3 3 2 2
14 4 4 4 3 3
2
2
2
2
2
sp
sp sp sp
sp sp sp
sp sp sp
sp sp sp
t R n d b
t R n d b d b R C
t R n d b d b R C
t R n d b d b R C
t R n d b d b R C
= − − +
= − − + − +
= − − + − +
= − − + − +
= − − + − +
 8.179  
 
 
( )
( )( )
4 2
   2 1
sa a
sa sa sa
T R Q d b h
R Q d b sR C
= − −
= − − +
 8.180  
 
( )
( ) ( )
( ) ( )
( ) ( )
( ) ( )
40 0 0 0
41 1 1 1 0 0
42 2 2 2 1 1
43 3 3 3 2 2
44 4 4 4 3 3
2
2
2
2
2
sa
sa sa sa
sa sa sa
sa sa sa
sa sa sa
t R q d b
t R q d b d b R C
t R q d b d b R C
t R q d b d b R C
t R q d b d b R C
= − −
= − − − −
= − − − −
= − − − −
= − − − −
 8.181  
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 1 4 2 3T T T T T= −  8.182  
 
( ) ( )
( ) ( )
( ) ( )
( )
0 10 40 20 30
1 10 41 11 40 20 31 21 30
2 10 42 11 41 12 40 20 32 21 31 22 30
3 10 43 11 42 12 41 13 40 20 33 21 32 22 31 23 30
4 10 44 11 43 12 42 13 41 14 40 20 34 21 33
t t t t t
t t t t t t t t t
t t t t t t t t t t t t t
t t t t t t t t t t t t t t t t t
t t t t t t t t t t t t t t t
= −
= + − +
= + + − + +
= + + + − + + +
= + + + + − + +( )22 32 23 31 24 30t t t t t t+ +
 8.183  
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8.2 Appendix B 
 
The Verilog description of crosstalk fault model is shown below. 
`timescale 1ns / 1ps 
module crosstalk_ent(vict, aggr, clk, victout); 
    input vict; 
    input aggr; 
    input clk; 
    output victout; 
  
     // delay part 
    wire d1,d2,d3,d4,d5,d6,d7,d8,d9,d10,d11; 
    not inv_1 (d1,aggr); 
    and and2_1 (d2,d1,vict); 
    dff dff_1 (d2,clk,d3); 
    dff dff_2 (d3,clk,d4); 
    xor xor2_1 (d5,d2,d4); 
    not inv_2 (d6,vict); 
    and and2_2 (d7,d6,aggr); 
    dff dff_3 (d7,clk,d8); 
    dff dff_4 (d8,clk,d9); 
    xor xor2_2 (d10,d9,d7); 
    and and2_3 (d11,d5,d10); 
   
    //glitch part 
    wire g1,g2,g3,g4,g5,g6,g7,g8,g9,g10; 
    dff dff_5 (vict,clk,g1); 
    dff dff_6 (g1,clk,g2); 
    xnor xnor2_1 (g3,g2,g1); 
    dff dff_7 (aggr,clk,g4); 
    dff dff_8 (g4,clk,g5); 
    xor xor2_3 (g6,g5,g4); 
    xor xor2_4 (g7,g1,g4); 
    xnor xnor2_4 (g8,g2,g5); 
    and and4_1 (g9,g3,g8,g7,g6); 
    not inv_3 (g10, vict); 
 
    // mux part 
    wire m1,m2,m3,m4,m5,m6; 
    not inv_4 (m1,g9); 
    not inv_5 (m2,d11); 
    and and3_1 (m3,vict,m1,m2); 
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    and and3_2 (m4,g10,g9,m2); 
    and and3_3 (m5,d4,m1,d11); 
    and and4_3 (m6,vict,g9,d11); 
    or or4_1 (victout,m3,m4,m5,m6); 
endmodule 
Verilog description of crosstalk fault model 
 
// D-Flip flop part 
module dff (data, clk, q); 
    input data, clk ;  
    output q; 
    reg q; 
 
    always @ ( posedge clk) 
        q <= data; 
endmodule 
Verilog description of D-Flip Flop model 
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8.3 Appendix C 
The before transition test vectors for victim N338 in ISCAS 85 C1908 circuit are as shown below. 
 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X 1  
Some of the after transition test vectors for victim N338 in ISCAS 85 C1908 circuit are as shown 
below. 
X X X X X X X X X X X X X X X X X 1 X X X X X 1 X X X X X X X 0 1  
X X X X X X X X X X X X X X X X X 0 X 1 X X 0 1 X X X X X X X 0 1  
X X X X X X X X X X X X X X X X X 0 X 0 X X 0 1 X X X 1 X X 1 0 1  
X X X X X X X X X X X X X X X X X 0 X 0 X X 0 1 X X 1 0 X X 1 0 1  
X X X X X X X X X X X X X X X X X 0 1 0 X X 0 1 X X 0 0 X X 1 0 1  
X X X X X X X X X X X X X X X X X 0 0 0 X X 0 1 X 1 0 0 X X 1 0 1  
X X X X X X X X X X X X X X X X 1 0 0 0 X X 0 1 X 0 0 0 X X 1 0 1  
X X X X X X X X X X X X X X X X 0 0 0 0 X X 0 1 1 0 0 0 X X 1 0 1  
X X 1 X X 1 X 1 X 1 X 1 X X 1 X X 0 X 0 X X 0 1 X X X 1 X X 0 0 1  
X 1 1 X 1 1 X 1 1 1 1 1 X 1 1 1 X 0 X 0 X X 0 1 X X 1 0 X X 0 0 1  
X 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 X 0 1 0 X X 0 1 X X 0 0 X X 0 0 1  
0 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 X 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 0 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 0 0 X X 0 1 0 0 0 0 X X 0 0 1  
1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 X 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 0 0 0 0 X X 0 1 1 1 0 0 X X 0 0 1  
X 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 X 0 0 0 X X 0 1 X X 0 0 X X 0 0 1  
1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 X 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 0 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 0 1 0 X X 0 1 1 0 0 0 X X 0 0 1  
0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 X 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 0 0 1 0 X X 0 1 0 1 0 0 X X 0 0 1  
X 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 X 0 1 0 X X 0 1 X X 0 0 X X 0 0 1  
1 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 X 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 1 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 0 0 0 0 X X 0 1 0 0 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 X 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 0 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 1 1 1 1 0 1 1 1 1 0 0 0 X X 0 1 1 1 0 0 X X 0 0 1  
X 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 X 0 0 0 X X 0 1 X X 0 0 X X 0 0 1  
0 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 X 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 X X 0 1 1 0 0 0 X X 0 0 1  
1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 X 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 X X 0 1 0 1 0 0 X X 0 0 1  
X 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 X 0 1 0 X X 0 1 X X 0 0 X X 0 0 1  
0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 X 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 0 0 0 X X 0 1 1 0 0 0 X X 0 0 1  
1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 X 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 0 0 0 X X 0 1 0 1 0 0 X X 0 0 1  
X 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 X 0 0 0 X X 0 1 X X 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 X 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 0 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 0 1 0 X X 0 1 0 0 0 0 X X 0 0 1  
1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 X 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 0 0 1 0 X X 0 1 1 1 0 0 X X 0 0 1 
0 1 1 0 1 1 0 1 0 1 1 1 1 1 1 0 0 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 0 1 1 0 1 0 1 1 1 1 1 1 0 1 0 1 0 X X 0 1 1 1 0 0 X X 0 0 1  
X 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 X 0 1 0 X X 0 1 X X 0 0 X X 0 0 1  
0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 X 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 1 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 0 0 0 0 X X 0 1 1 0 0 0 X X 0 0 1  
1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 X 0 0 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 0 0 0 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 0 1 0 0 0 X X 0 1 0 1 0 0 X X 0 0 1  
X 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 X 0 0 0 X X 0 1 X X 0 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 X 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 0 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 0 1 0 X X 0 1 0 0 0 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 X 0 1 0 X X 0 1 X 0 0 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 0 1 0 X X 0 1 X 1 0 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 0 0 1 0 X X 0 1 1 1 0 0 X X 0 0 1  
X 1 1 X 1 1 X 1 0 1 1 1 X 0 1 0 X 0 X 0 X X 0 1 X X 0 0 X X 0 0 1  
X 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 X 0 1 0 X X 0 1 X X 1 0 X X 0 0 1  
0 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 X 0 0 0 X X 0 1 X 1 1 0 X X 0 0 1  
0 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 1 0 0 0 X X 0 1 X 0 1 0 X X 0 0 1  
0 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 0 0 0 0 X X 0 1 0 0 1 0 X X 0 0 1  
1 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 X 0 0 0 X X 0 1 X 0 1 0 X X 0 0 1  
1 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 0 0 0 0 X X 0 1 X 1 1 0 X X 0 0 1  
1 1 1 1 1 1 0 1 0 1 1 1 0 0 1 0 1 0 0 0 X X 0 1 1 1 1 0 X X 0 0 1  
X 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 X 0 0 0 X X 0 1 X X 1 0 X X 0 0 1  
0 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 X 0 1 0 X X 0 1 X 1 1 0 X X 0 0 1  
0 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 0 0 1 0 X X 0 1 X 0 1 0 X X 0 0 1  
0 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 1 0 1 0 X X 0 1 1 0 1 0 X X 0 0 1  
1 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 X 0 1 0 X X 0 1 X 0 1 0 X X 0 0 1  
1 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 1 0 1 0 X X 0 1 X 1 1 0 X X 0 0 1  
1 1 1 0 1 1 0 1 0 1 1 1 0 0 1 0 0 0 1 0 X X 0 1 0 1 1 0 X X 0 0 1  
X 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 X 0 1 0 X X 0 1 X X 1 0 X X 0 0 1  
1 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 X 0 0 0 X X 0 1 X 1 1 0 X X 0 0 1  
1 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 0 0 0 0 X X 0 1 X 0 1 0 X X 0 0 1  
1 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 1 0 0 0 X X 0 1 0 0 1 0 X X 0 0 1  
0 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 X 0 0 0 X X 0 1 X 0 1 0 X X 0 0 1  
0 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 1 0 0 0 X X 0 1 X 1 1 0 X X 0 0 1  
0 1 1 0 1 1 1 1 0 1 1 1 0 0 1 0 0 0 0 0 X X 0 1 1 1 1 0 X X 0 0 1  
X 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 X 0 0 0 X X 0 1 X X 1 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 X 0 1 0 X X 0 1 X 1 1 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 1 0 1 0 X X 0 1 X 0 1 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 0 0 1 0 X X 0 1 1 0 1 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 X 0 1 0 X X 0 1 X 0 1 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 0 0 1 0 X X 0 1 X 1 1 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 0 0 1 0 1 0 1 0 X X 0 1 0 1 1 0 X X 0 0 1  
X 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 X 0 1 0 X X 0 1 X X 1 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 X 0 0 0 X X 0 1 X 1 1 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 0 0 0 0 X X 0 1 X 0 1 0 X X 0 0 1  
0 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 1 0 0 0 X X 0 1 1 0 1 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 X 0 0 0 X X 0 1 X 0 1 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 1 0 0 0 X X 0 1 X 1 1 0 X X 0 0 1  
1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 0 0 0 0 0 X X 0 1 0 1 1 0 X X 0 0 1 
 
